
### **AHB Slave interface:**

```
`timescale 1ns / 1ps
module ahb slave(input hclk,hwrite,hreadyin,hresetn,
input[1:0]htrans,
input[31:0]haddr,hwdata,prdata,
output [31:0]hrdata,
output reg[31:0]haddr1,haddr2,hwdata1,hwdata2,
output reg valid,
output reg hwrite reg, hwritereg 1,
output reg[2:0]tempselx,
output [1:0]hresp);
//here response signal should be zero bcz we not makin multiple or for ahb interfacing it is ok signal
//implementing pipeline Logic for all AHB intefacing input output ports//address, data, cntrol signals
always@(posedge hclk)
begin
//active low reset
if(!hresetn)
 begin
 haddr1<=0;
 haddr2<=0;
 end
else
begin
 haddr1<=haddr;
 haddr2<= haddr1;
 end
end
always@(posedge hclk)
begin
//active low reset
if(!hresetn)
 begin
 hwdata1<=0;
 hwdata2<=0;
 end
else
begin
hwdata1<=hwdata;
 hwdata2<=hwdata1;
 end
end
```

```
always@(posedge hclk)
begin
//active low reset
if(!hresetn)
begin
 hwrite reg<=0;
       hwritereg_1<=0;
 end
else
begin
hwrite reg<=hwrite;
       hwritereg 1<= hwrite reg;
end
end
// implementing valid logic Generation
always@(*)
begin
valid=1'bo; //initialize
//htrans for nonseq or seq transaction form type of transfer diagram
if(hreadyin==1 && haddr>=32'h8000 0000 && haddr<32'h8c00 0000 && htrans==2'b10||htrans==2'b11)
//if hresetn==1 && Hreadyin==1
valid=1;
else
valid=o;
end
//Implementing Tempselectx Logic
always@(*)
begin
//postion of bit tempselx shows which peripheral is connected
tempselx=3'booo;
if(haddr>=32'h8000 0000&& haddr<32'h8400 0000)
 tempselx=3'boo1;
else if(haddr>=32'h8400 0000&& haddr<32'h8800 0000)
 tempselx=3'bo10;
else if(haddr>=32'h8800 0000&& haddr<32'h8c00 0000)
 tempselx=3'b100;
end
assign hrdata=prdata;
endmodule
```

# **RTL Schematic:**



### APB controller:

```
`timescale 1ns / 1ps
module apb controller fsm(input hclk,hresetn,hwritereg,hwrite,valid,
input[31:0]haddr,hwdata,hwdata1,hwdata2,haddr1,haddr2,prdata,
input[2:0]tempselx,
output reg penable, pwrite,
output reg hreadyout,
output reg[2:0]psel,
output reg[31:0]paddr,pwdata);
reg penable temp, pwrite temp, hr readyout temp;
reg[2:0]psel temp;
reg[31:0]paddr_temp,pwdata_temp;
 parameter ST IDLE=3'booo,
     ST READ=3'boo1,
     ST RENABLE=3'bo10,
     ST WWAIT=3'bo11,
     ST WRITE=3'b100,
     ST WENABLE=3'b101,
     ST WRITEP=3'b110,
     ST WENABLEP=3'b111;
  reg[2:0]present,next;
```

```
//present state logic
       always@(posedge hclk)//present state
       begin
if(!hresetn)
       present<=ST_IDLE;
else
 present<=next;
       end
//next state
always@(*)
begin
next=ST_IDLE;
case(present)
   ST IDLE:begin
               if(valid==1 && hwrite==1)
               next=ST WWAIT;
               else if(valid==1 && hwrite==0)
               next=ST READ;
               else next=ST IDLE;
               end
ST_WWAIT:begin
               if(valid==1)
               next= ST_WRITEP;
       else
              next= ST WRITE;
       end
ST_WRITE:
       begin
               if(valid==1)
               next=ST WENABLEP;
       else
              next= ST_WENABLE;
       end
ST_WRITEP:next= ST_WENABLEP;
ST_WENABLE:begin
               if(valid==1 && hwrite==1)
               next=ST WWAIT;
               else if(valid==1 && hwrite==0)
               next=ST READ;
               else if(valid==o)
               next=ST IDLE;
               end
```


```
ST WENABLEP:
              begin
              if(valid==1 && hwritereg==1)
              next=ST WRITEP;
              else if(valid==0 && hwritereg==1)
              next=ST WRITE;
              else if(hwritereg==o)
              next=ST READ;
              end
       ST_READ:next=ST_RENABLE;
ST RENABLE:begin
if(valid==1 && hwrite==1)
next=ST WWAIT;
else if(valid==1 && hwrite==0)
next=ST_READ;
else if(valid==o)
next=ST_IDLE;
   end
default:next=ST_IDLE;
              endcase
end
//temporary output logic
always@(*)
begin
case(present)
ST_IDLE: if(valid==1 && hwrite==0)
     begin
                      paddr_temp=haddr;
                      pwrite temp=hwrite;
                      psel temp=tempselx;
                      penable temp=o;
                      hr_readyout_temp=0;
                      end
              else if(valid==1 && hwrite==1)
              begin
              psel temp=o;
              penable_temp=0;
              hr readyout temp=1;
              end
              else
begin
```

```
psel_temp=o;
             penable temp=o;
             hr readyout temp=1;
ST_READ: begin
 penable_temp=1;
       hr_readyout_temp=1;
       end
ST_RENABLE: if(valid==1 && hwrite==0)
begin
paddr_temp=haddr;
pwrite temp=hwrite;
psel temp=tempselx;
 penable temp=o;
             hr_readyout_temp=0;
             end
             else if(valid==1 && hwrite==1)
             begin
             psel_temp=o;
             penable_temp=0;
             hr_readyout_temp=1;
       end
       else
       begin
       psel_temp=o;
       penable_temp=o;
       hr_readyout_temp=1;
       end
ST_WWAIT:begin
paddr temp=haddr1;
pwdata_temp=hwdata;
pwrite temp=hwrite;
 psel temp=tempselx;
 penable_temp=0;
 hr readyout temp=o;
       end
ST_WRITE:begin
```

```
penable_temp=1;
 hr readyout temp=1;
       end
ST_WENABLE:
       if(valid==1 && hwrite==0)
     begin
                      psel_temp=o;
                      penable temp=o;
                      hr_readyout_temp=1;
                      end
              else if(valid==1 && hwrite==0)
              begin
                      paddr_temp=haddr1;
                      pwrite temp=hwritereg;
                      psel temp=tempselx;
                      penable temp=o;
                      hr_readyout_temp=0;
                      end
                      else
                      begin
                      hr_readyout_temp=1;
                      psel_temp=o;
                            penable_temp=0;
                      end
ST_WRITEP: begin
                            penable_temp=1;
                            hr_readyout_temp=1;
                            end
       ST_WENABLEP: begin
                      paddr temp=haddr1;
                      pwdata_temp=hwdata;
                      pwrite temp=hwrite;
                      psel_temp=tempselx;
                      penable temp=o;
                      hr_readyout_temp=1;
                      end
       endcase
       end
       //actual output logic after registering
```

```
always@(posedge hclk)
begin
if(!hresetn)
begin
paddr<=o;
pwdata<=o;
pwrite<=o;
psel<=o;
penable<=o;
hreadyout<=1;
end
else
begin
paddr<=paddr temp;</pre>
pwdata<=pwdata_temp;</pre>
pwrite<=pwrite temp;
psel<=psel temp;
penable<=penable temp;
hreadyout<=hr_readyout_temp;</pre>
end
end
endmodule
```

### **RTL schematic:**



### **Bridge Top:**


```
module bridge top(input hclk,hresetn,hwrite,hreadyin,
input[1:0]htrans,
input[31:0]haddr,hwdata,prdata,
output pwrite, penable, hreadyout,
output[2:0]pselx,
output [1:0]hresp,
output[31:0]pwdata,paddr,hrdata);
//intermediate ports
wire [31:0]haddr1,haddr2,hwdata1,hwdata2;
wire [2:0] tempselx;
wire valid, hwritereg;
//module instantiation
ahb slave ahb s(hclk,hwrite,hreadyin,hresetn,htrans,haddr,hwdata,prdata,
hrdata,haddr1,haddr2,hwdata1,hwdata2,valid,hwritereg,tempselx,hresp);
apb controller fsm
apb c(hclk,hresetn,hwritereg,hwrite,valid,haddr,hwdata,hwdata1,hwdata2,haddr1,haddr2,prdata,temps
penable,pwrite,hreadyout,pselx,paddr,pwdata);
endmodule
```

### **AHB** master Interface block:


```
module ahb master interface(input hclk,hresetn,hreadyout,
input[31:0]hrdata,output reg[31:0]haddr,hwdata,
output reg hwrite, hreadyin,
output reg [1:0]htrans,
output [1:0]hresp);
reg[2:0]hburst;//single 4,16,...
reg[2:0]hsize;//size 8,16bit,...
task single write();
begin
@(posedge hclk);
#1;
begin
hwrite=1; //for read transaction hwrite =0;
htrans=2'd2;
hsize=o;
hburst=o;
hreadyin=1;
haddr=32'h8000 0001;
end
@(posedge hclk);
```

```
#1;
begin
  htrans=2'do; //end of single transfer
        hwdata=8'h8o; // not required for read transaction
        end
        end
        endtask
task single_read();
begin
@(posedge hclk);
#1;
begin
hwrite=o; //for read transaction hwrite =o;
htrans=2'd2;
hsize=o;
hburst=o;
hreadyin=1;
haddr=32'h8000_0001;
end
@(posedge hclk);
#1;
begin
  htrans=2'do;//end of single transfer
        end
        end
        endtask
endmodule
```


### **RTL schematic:**



#### **IMPLEMENTED DESIGN:**




#### **RTL SIMULATION:**




### **APB Interface Block:**

```
module apb interface(input pwrite,penable,input[2:0]pselx,input[31:0]paddr,pwdata,
output pwrite out,penable out,output[2:0]psel out,
output[31:0]paddr_out,pwdata_out,
output reg[31:0]prdata);
 assign pwrite out=pwrite;
       assign paddr out=paddr;
       assign psel_out=pselx;
       assign pwdata out=pwdata;
       assign penable_out=penable;
always@(*)
begin
if(!pwrite && penable)//pwrite=o for read transaction
begin
prdata=8'd25;
end
end
endmodule
```

#### **RTL SCHEMATIC DESIGN:**



### **RTL SIMULATION:**




### **Top Module Verification:**

```
module Top();
reg hclk,hresetn;
wire pwrite, penable;
wire[31:0]haddr;
wire hreadyout;
wire[31:0]hrdata;
wire[31:0]hwdata,prdata;
wire hwrite, hreadyin;
wire [1:0]htrans;
wire [1:0]hresp;
wire [2:0]pselx;
wire [31:0]pwdata,paddr;
wire [31:0] paddr out, pwdata out;
wire [2:0]psel_out;
wire pwrite out, penable out;
ahb master interface AHB MASTER(hclk,hresetn,hreadyout,hrdata,haddr,hwdata,
hwrite, hreadyin, htrans, hresp);
bridge top Bridge(hclk,hresetn,hwrite,hreadyin,htrans,haddr,hwdata,prdata,
pwrite,penable,hreadyout,pselx,hresp,pwdata,paddr,hrdata);
apb interface APB INTERFACE(pwrite,penable,pselx,paddr,pwdata,
```

pwrite\_out,penable\_out,psel\_out,paddr\_out,pwdata\_out,prdata);

```
initial
begin
hclk=1'bo;
forever#10 hclk=~hclk;
end
       //assigning one by one
task reset;
begin
@(negedge hclk);
hresetn=1'bo;
@(negedge hclk);
hresetn=1'b1;
end
endtask
initial
begin
reset;
AHB MASTER.single write();
AHB_MASTER.single_read();
end
endmodule
```

**Single Read Transaction Waveform** 



# **Single Write Transaction Waveform**

