# BLAKE SIMD past, present, future

Jean-Philippe Aumasson, NAGRA

Joint work with Samuel Neves, Uni Coimbra

SHA-3 \in

**BLAKE** Groestl JH Keccak Skein

<a href="http://www.nist.gov/hash-competition">http://www.nist.gov/hash-competition</a>
<a href="http://ehash.iaik.tugraz.at/wiki/The">http://ehash.iaik.tugraz.at/wiki/The</a> SHA-3 Zoo

#### Jean-Philippe Aumasson



University of Applied Sciences Northwestern Switzerland School of Engineering



Luca Henzen





Willi Meier



University of Applied Sciences Northwestern Switzerland School of Engineering


Raphael C.-W. Phan



#### BLAKE core = keyed permutation of a 4x4 state


4x4 32-bit words for BLAKE-256 4x4 64-bit words for BLAKE-512

#### BLAKE core = keyed permutation of a 4x4 state



4x4 32-bit words for BLAKE-256 4x4 64-bit words for BLAKE-512

#### BLAKE core = keyed permutation of a 4x4 state



4x4 32-bit words for BLAKE-256 4x4 64-bit words for BLAKE-512

The **G** transform of (a,b,c,d)  

$$a += X \oplus const$$
  
 $a += b$   
 $d = (d \oplus a) >>> 16$ 

c += d  
b = (b 
$$\oplus$$
 c) >>> 12

$$b = (b \oplus c) >>> 12$$
  
a += Y  $\oplus$  const

$$a += b$$
  
 $d = (d \oplus a) >>> 8$ 


$$c += d$$
  
 $b = (b \oplus c) >>> 7$ 

a += b

#### ChaCha's core transform

$$a += b$$
 $d = (d \oplus a) <<< 16$ 
 $c += d$ 
 $b = (b \oplus c) <<< 12$ 
 $a += b$ 
 $d = (d \oplus a) <<< 8$ 
 $c += d$ 
 $b = (b \oplus c) <<< 7$ 

### SIMD



http://arstechnica.com/old/content/2000/03/simd.ars

## Desktop, laptops, servers SSE (128b), XOP, AVX (256b)





## Tablets, smartphones ARM's NEON (128b)





#### Gaming consoles Cell SPU (128b)



#### Intel Many Integrated Core Architecture (512b)



#### BLAKE: same instruction, multiple data

| a += X ⊕ const            |
|---------------------------|---------------------------|---------------------------|---------------------------|
| a += b                    | a += b                    | a += b                    | a += b                    |
| d = (d $\oplus$ a) >>> 16 | d = (d ⊕ a) >>> 16        | d = (d ⊕ a) >>> 16        | $d = (d \oplus a) >>> 16$ |
| c += d                    | c += d                    | c += d                    | c += d                    |
| b = (b $\oplus$ c) >>> 12 | b = (b $\oplus$ c) >>> 12 | b = (b $\oplus$ c) >>> 12 | $b = (b \oplus c) >>> 12$ |
| a += Y ⊕ const            |
a += b	a += b	a += b	a += b
d = (d $\oplus$ a) >>> 8	d = (d ⊕ a) >>> 8	d = (d $\oplus$ a) >>> 8	$d = (d \oplus a) >>> 8$
c += d	c += d	c += d	c += d
$b = (b \oplus c) >>> 7$	b = (b $\oplus$ c) >>> 7	$b = (b \oplus c) >>> 7$	$b = (b \oplus c) >>> 7$

Straightforward SIMD representation

### How to implement it?

### Past

#### SSE2

Streaming SIMD Extensions 2 (2001)

128-bit SIMD => 4-way 32-bit arithmetic

Intel Xeon, Celeron, Core i7, Atom AMD Athlon64, Opteron VIA C7, Nano Etc.

#### Implementing **a** += **b** using SSE2

a1	a2	a3	a4

#### PADDD (4-way 32-bit integer addition)

b1	b2	b3	b4
	~=	~~	2 .



	a1 + b1	a2 + b2	a3 + b3	a4 + b4
--	---------	---------	---------	---------

d1	d2	d3	d4

#### PXOR (XOR of two 128-bit registers)

a1	a2	a3	a4
	G	J. 5.	<u> </u>



	d1 ⊕ a1	d2 ⊕ a2	d3 ⊕ a3	d4 ⊕ a4
--	---------	---------	---------	---------

#### PSLLD (4-way 32-bit left-shift)

d1 ⊕ a1	d2 ⊕ a2	d3 ⊕ a3	d4 ⊕ a4
	•	•	•

 $(d1 \oplus a1) << 16$   $(d2 \oplus a2) << 16$   $(d3 \oplus a3) << 16$   $(d4 \oplus a4) << 16$ 

#### PSRLD (4-way 32-bit right-shift)

d1 ⊕ a1	d2 ⊕ a2	d3 ⊕ a3	d4 ⊕ a4
	•	•	•

 $(d1 \oplus a1)>>16$   $(d2 \oplus a2)>>16$   $(d3 \oplus a3)>>16$   $(d4 \oplus a4)>>16$ 

(d1 ⊕ a1)>>16 (d2 ⊕ a2)>>16	(d3 $\oplus$ a3)>>16	(d4 $\oplus$ a4)>>16
-----------------------------	----------------------	----------------------

#### PXOR (XOR of two 128-bit registers)


(d1 ⊕ a1)<<16	(d2 ⊕ a2)<<16	(d3 ⊕ a3)<<16	(d4 ⊕ a4)<<16
---------------	---------------	---------------	---------------



(d1 ⊕ a1)>>>16	(d2 ⊕ a2)>>>16	(d3 ⊕ a3)>>>16	(d4 $\oplus$ a4)>>>16
----------------	----------------	----------------	-----------------------

### Etc. etc.

### "Shiftrows" to work on the diagonalized state PSHUFD (4-way 32-bit shuffle)



#### SSSE3

Supplemental Streaming SIMD Extensions 3 (2006)

Intel Xeon 5100, Core 2, etc. (2006+)

AMD "Bobcat" and "Bulldozer" µarchs (2011)

Byte-shuffle PSHUFB used for >>> 16 and >>> 8

#### PSHUFB for >>>16 of 4 32-bit words

d1H d1L d2H d2L d3H d3L d4H d	d4L
-------------------------------	-----

d1L	d1H	d2L	d2H	d3L	d3H	d4L	d4H
-----	-----	-----	-----	-----	-----	-----	-----

#### SSE4.1

Streaming SIMD Extensions 4 (2006)

Intel Core (2006), AMD Phenom (2007)

Introduces conditional copying PBLENDW

#### Naive initialization of permuted message

m[ p[6] ] m[ p[4]	] m[p[2]]	m[ p[0] ]
-------------------	-----------	-----------


#### Using the C intrinsic

```
X = _{mm\_set\_epi32(m[p[6]], m[p[4]], m[p[2]], m[p[0]])}
```


#### PBLENDW can be used to avoid LUTs

#### Example for round 2:

```
tmp0 = _mm_blend_epi16(m1, m2, 0x0C);
tmp1 = _mm_slli_si128(m3, 4);
tmp2 = _mm_blend_epi16(tmp0, tmp1, 0xF0);
buf1 = _mm_shuffle_epi32(tmp2, _MM_SHUFFLE(2,1,0,3));
tmp3 = _mm_shuffle_epi32(m2, _MM_SHUFFLE(0,0,2,0));
tmp4 = _mm_blend_epi16(m1, m3, 0xC0);
tmp5 = _mm_blend_epi16(tmp3, tmp4, 0xF0);
```



### Present



APL0498 33980130

ECF750A7

긊

K3PE4E400B-XGC1

S023RNP21 1131

### **NEON**<sup>TM</sup>

128-bit SIMD architecture

Packed 4-way 32-bit and 2-way 64-bit arithmetic

+ other useful instructions as VSWP (swap)

#### Leurent's vect128 implementation


```
#elif defined(__ARM_NEON__)
```

• • •

#include <arm\_neon.h>

#### BLAKE-256 cycles/byte

Cortex A8 "h1mx515"




sphlib (no SIMD)



#### BLAKE-256 cycles/byte

Cortex A8 in NOKIA N900





**EXPERIMENTAL** 

22

vect128+ (SIMD)

sphlib (no SIMD)

72.99

## Future

#### Haswell Processor Family Overview (Traditional)



www.ehiphell.com

## AVX2 (to appear in 2013)

256-bit SIMD => 4-way 64-bit arithmetic

#### Implementing **a** += **b** using AVX2

a2

b2

VPADDO (4-way 64-bit integer addition)	

a3

a4

b4

#### VPADDQ (4-way 64-bit integer addition)

b3

a1 + b1	a2 + b2	a3 + b3	a4 + b4

# Straighforward BLAKE-512 implementation 1 SIMD instruction (4-way 64-bit op),

instead of 2 with SSE (2-way 64-bit ops)

#### VPSHUFD for >>>32 of 4 64-bit words

	d1Hi	d1Lo	d2Hi	d2Lo	d3Hi	d3Lo	d4Hi	d4Lo
--	------	------	------	------	------	------	------	------

d1Lo d1Hi d2Lo d2Hi d3Lo d3Hi d4Lo d4Hi

#### VPSHUFB for >>>16 of 4 64-bit words

d1Hi	d1Mi	d1Mo	d1Lo	d2Hi	d2Mi	d2Mo	d2Lo	d3Hi	d3Mi	d3Mo	d3Lo	d4Hi	d4Mi	d4Mo	d4Lo
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------



d1Lo	d1Hi	d1Mi	d1Mo	d2Lo	d2Hi	d2Mi	d2Mo	d3Lo	d3Hi	d3Mi	d3Mo	d4Lo	d4Hi	d4Mi	d4Mo
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

#### AVX2 introduces "gather" instructions

=> parallel table look-ups

#### Loading message words wrt the permutation p

m

#### VPGATHERDQ (4-way 64-bit gather)

m[p[6]] m[p[5]] m[p[2]] m[p[0]]

## AVX2 and BLAKE-256?

#### Loading message words wrt the permutation p

m

#### VPGATHERDD (4-way 32-bit gather)

p[6]	p[4]	p[2]	[0]q
br <sub>e</sub> 1	hr .1	P[=]	Ara)

m[ p[6] ]	m[ p[5] ]	m[ p[2] ]	m[ p[0] ]	
-----------	-----------	-----------	-----------	--


### No-look-up permutations

m0	m1	m2	m3	m4	m5	m6	m7

m8 m9 m10 m11 m12 m13 m14 m15

#### No-look-up permutations

Use any-to-any word permutation VPERMD



Element Width	Vector Width	Instruction	Launch
BYTE	128	PSHUFB	SSE4
DWORD	256	VPERMD VPERMPS	AVX2 New!
QWORD	256	VPERMQ VPERMPD	AVX2 New!

#### No-look-up permutations

```
; load relevant indices
vmovdga ymm8, [perm1 + 00]
vmovdqa ymm9, [perm1 + 32]
; permute each message half accordingly
vpermd ymm4, ymm8, ymm10
; i.e.: "ymm4[i] = ymm10[ymm8[i]], i=0, ..., 7"
vpermd ymm5, ymm9, ymm11
; take the 4 32-bit words needed
vpblendd ymm4, ymm4, ymm5, 01111101b
```


#### Multistream hashing

A 256-bit register contains 2 rows from 2 instances of BLAKE-256



Direct 2x speed-up if messages synchronized

## Not before 2013...



## What can we do NOW?

#### 256-bit instruction sets are already here



AVX ("Sandy Bridge" μarch)



XOP ("Bulldozer" μarch)

No full-SIMD BLAKE, but speed-ups expected

# SSE4: 2-operand instructions; xmm4 = blend(xmm4, xmm11, 00001100b) pblendw xmm4, xmm11, 00001100b

## AVX: 3 operands!

```
; xmm4 = blend(xmm13, xmm11, 00001100b)
vpblendw xmm4, xmm13, xmm11, 00001100b
```

## Message caching

Store the reused permuted messages in 256-bit registers

 $\Rightarrow$  9 instead of 13 loads

3 p3(m) p4(m) 4

Round

0

1

2

5

8

9

10

11

12

13

p6(m) 6 7

p7(m)

p8(m)

**Permuted message** 

p0(m)

p1(m)

p2(m)

p5(m)

p1(m)

p2(m)

p3(m)

•			
9( m	)		

## New implementations

(coding by Samuel)

#### AVX2 assembly for BLAKE-512 and BLAKE-256

```
%macro G 2
```

```
vpaddq ymm0, ymm0, %1 ; row1 + buf1
vpaddq ymm0, ymm0, ymm1 ; row1 + row2
vpxor ymm3, ymm3, ymm0; row4 ^ row1
vpshufd ymm3, ymm3, 10110001b; row4 >>> 32
vpaddq ymm2, ymm2, ymm3 ; row3 + row4
vpxor
      vmm1, vmm1, vmm2 ; row2 ^ row3
vpaddq ymm0, ymm0, %2 ; row1 + buf1
vpaddq ymm0, ymm0, ymm1 ; row1 + row2
      vmm3, vmm3, vmm0; row4 ^ row1
vpxor
vpshufb ymm3, ymm3, ymm15; row4 >>> 16
      ymm2, ymm2, ymm3; row3 + row4
vpaddq
vpxor
      ymm1, ymm1, ymm2 ; row2 + row3
```

Tested on Intel's SDE

Ready to benchmark

%endmacro

```
% ifdef CACHING
vmovdqa [rsp + 16*4 + 2*64 + 00], xmm4
vmovdqa [rsp + 16*4 + 2*64 + 16], xmm5
vmovdqa [rsp + 16*4 + 2*64 + 32], xmm6
vmovdqa [rsp + 16*4 + 2*64 + 48], xmm7
% endif
```

#### AVX assembly for BLAKE-256

#### %endmacro

```
%macro MSGLOAD3 0
;m[ 3] m[ 2]
             m[ 1]
                     m[0] \rightarrow m[11] m[13] m[3] m[7]
;m[7] m[6] m[5]
                    m[4] \rightarrow m[14] m[12] m[1] m[9]
                    m[8] -> m[15] m[4] m[5] m[2]
;m[11] m[10] m[ 9]
;m[15] m[14]
             m[13]
                     m[12] \rightarrow m[8] m[0] m[10] m[6]
;xmm7 xmm6 xmm5 xmm4 <- xmm13 xmm12 xmm11 xmm10
: this one reads words from all 4 words!
vpunpckhdq xmm8, xmm10, xmm11; 7 3 6 2
vpalignr xmm4, xmm13, xmm8, 8; 13 12 7 3
vpinsrd x_{mm4}, x_{mm4}, [rsp + 11*4], 2 ; 13 11 7 3
vpshufd xmm4, xmm4, 10110001b; 11 13 3 7
vpblendw xmm5, xmm13, xmm10, 00001100b; 15 14 1 12
vpinsrd xmm5, xmm5, [rsp + 9*4], 3; 9 14 1 12
vpshufd xmm5, xmm5, 10000111b; 14 12 1 9
vpblendw xmm6, xmm11, xmm10, 00110000b; 7 2 5 4
vpblendw xmm6, xmm6, xmm13, 11000000b; 15 2 5 4
vpshufd xmm6, xmm6, 11000110b; 15 4 5 2
vpunpckldg xmm8, xmm10, xmm12; 9 1 8 0
vpunpckhdq xmm7, xmm11, xmm12; 11 7 10 6
vpunpcklqdq xmm7, xmm7, xmm8; 8 0 10 6
```

128-bit SIMD

3-operand instructions

Message caching

## 7.62 cycles/byte (Core i7 2630QM, Sandy Bridge)

Next steps?

ARM NEON benchmarks

AVX BLAKE-256 on eBASH

**XOP** implementations

AVX2 benchmarks (2013)

## Thank you!