ISOLATED CAN TRANSCEIVER

Check for Samples: ISO1050

FEATURES

- **5000-V$_{RMS}$ Isolation (DW Package)**
- **2500-V$_{RMS}$ Isolation (DUB Package)**
- **Failsafe Outputs**
- **Low Loop Delay: 150 ns Typical**
- **50 kV/μs Typical Transient Immunity**
- **Meets or Exceeds ISO 11898 requirements**
- **Bus-Fault Protection of –27 V to 40 V**
- **Dominant Time-Out Function**
- **IEC 60747-5-2 (VDE 0884, Rev. 2) & IEC 61010-1 Approved**
- **UL 1577, IEC 60950-1 and CSA Approvals Pending**
- **3.3-V Inputs are 5-V Tolerant**

- **Typical 25-Year Life at Rated Working Voltage (see Application Report SLLA197 and Figure 15)**

APPLICATIONS

- **CAN Data Buses**
- **Industrial Automation**
  - **DeviceNet Data Buses**
  - **CANopen Data Buses**
  - **CANKingdom Data Buses**
- **Medical Scanning and Imaging**
- **Security Systems**
- **Telecom Base Station Status and Control**
- **HVAC**
- **Building Automation**

DESCRIPTION

The ISO1050 is a galvanically isolated CAN transceiver that meets or exceeds the specifications of the ISO 11898 standard. The device has the logic input and output buffers separated by a silicon oxide (SiO$_2$) insulation barrier that provides galvanic isolation of up to 5000 V$_{RMS}$ for DW Package and 2500 V$_{RMS}$ for DUB package. Used in conjunction with isolated power supplies, the device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

As a CAN transceiver, the device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps). Designed for operation in especially harsh environments, the device features cross-wire, overvoltage and loss of ground protection from –27 V to 40 V and over-temperature shut-down, as well as –12 V to 12 V common-mode range.

The ISO1050 is characterized for operation over the ambient temperature range of –55°C to 105°C.

DW PACKAGE

Vcc1	1 ●	16	Vcc2
GND1	2	15	GND2
RXD	3	14	nc
nc	4	13	CANH
nc	5	12	CANL
TXD	6	11	nc
GND1	7	10	GND2
GND1	8	9	GND2

FUNCTION DIAGRAM

DUB PACKAGE

Vcc1	1 ○	8	Vcc2
RXD	2	7	CANH
TXD	3	6	CANL
GND1	4	5	GND2

ISO1050

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS[1] [2]

				VALUE / UNIT
V_{CC1}, V_{CC2}	Supply voltage [3]			–0.5 V to 6 V
V_I	Voltage input (TXD)			–0.5 V to 6 V
V_{CANH} or V_{CANH}	Voltage range at any bus terminal (CANH, CANL)			–27 V to 40 V
I_O	Receiver output current			±15 mA
ESD	Human Body Model	JEDEC Standard 22, Method A114-C.01	Bus pins and GND2[4]	±4 kV
			All pins	±4 kV
	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1.5 kV
	Machine Model	ANSI/ESDS5.2-1996	All pins	±200 V
T_{stg}	Storage temperature			–65°C to 150°C
T_J	Junction temperature			–55°C to 150°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) This isolator is suitable for basic isolation within the safety limiting data. Maintenance of the safety data must be ensured by means of protective circuitry.
(3) All input and output logic voltage values are measured with respect to the GND1 logic side ground. Differential bus-side voltages are measured to the respective bus-side GND2 ground terminal.
(4) Tested while connected between Vcc2 and GND2.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC1}	Supply voltage, controller side		3		5.5	V
V_{CC2}	Supply voltage, bus side		4.75	5	5.25	V
V_I or V_{IC}	Voltage at bus pins (separately or common mode)		–12[1]		12	V
V_{IH}	High-level input voltage	TXD	2		5.25	V
V_{IL}	Low-level input voltage	TXD	0		0.8	V
V_{ID}	Differential input voltage		–7		7	V
I_{OH}	High-level output current	Driver	–70			mA
		Receiver	–4			
I_{OL}	Low-level output current	Driver			70	mA
		Receiver			4	
T_A	Ambient Temperature		-55		105	°C
T_J	Junction temperature (see THERMAL CHARACTERISTICS)		-55		125	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

SUPPLY CURRENT

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
I_{CC1}	V_{CC1} Supply current		V_I = 0 V or V_{CC1} , V_{CC1} = 3.3V		1	2	mA
			V_I = 0 V or V_{CC1} , V_{CC1} = 5V		2	3	
I_{CC2}	V_{CC2} Supply current	Dominant	V_I = 0 V, 60-Ω Load		52	73	mA
		Recessive	V_I = V_{CC1}		8	12	

(1) All typical values are at 25°C with V_{CC1} = V_{CC2} = 5V.

Product Folder Link(s): *ISO1050*

DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{loop1}	Total loop delay, driver input to receiver output, Recessive to Dominant	See Figure 9	112	150	210	ns
t_{loop2}	Total loop delay, driver input to receiver output, Dominant to Recessive	See Figure 9	112	150	210	ns

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{O(D)}$	Bus output voltage (Dominant)	CANH	See Figure 1 and Figure 2, V_I = 0 V, R_L = 60Ω	2.9	3.5	4.5	V
		CANL		0.8	1.2	1.5	
$V_{O(R)}$	Bus output voltage (Recessive)		See Figure 1 and Figure 2, V_I = 2 V, R_L = 60Ω	2	2.3	3	V
$V_{OD(D)}$	Differential output voltage (Dominant)		See Figure 1, Figure 2 and Figure 3, V_I = 0 V, R_L = 60Ω	1.5		3	V
			See Figure 1, Figure 2, and Figure 3 V_I = 0 V, R_L = 45Ω, Vcc > 4.8V	1.4		3	
$V_{OD(R)}$	Differential output voltage (Recessive)		See Figure 1 and Figure 2, V_I = 3 V, R_L = 60Ω	–0.12		0.012	V
			V_I = 3 V, No Load	–0.5		0.05	
$V_{OC(D)}$	Common-mode output voltage (Dominant)		See Figure 8	2	2.3	3	V
$V_{OC(pp)}$	Peak-to-peak common-mode output voltage				0.3		
I_{IH}	High-level input current, TXD input		V_I at 2 V			5	µA
I_{IL}	Low-level input current, TXD input		V_I at 0.8 V	–5			µA
$I_{O(off)}$	Power-off TXD leakage current		V_{CC1}, V_{CC2} at 0 V, TXD at 5 V			10	µA
$I_{OS(ss)}$	Short-circuit steady-state output current		See Figure 11, V_{CANH} = –12 V, CANL Open	–105	–72		mA
			See Figure 11, V_{CANH} = 12 V, CANL Open		0.36	1	
			See Figure 11, V_{CANL} = –12 V, CANH Open	–1	–0.5		
			See Figure 11, V_{CANL} = 12 V, CANH Open		71	105	
C_O	Output capacitance		See receiver input capacitance				
CMTI	Common-mode transient immunity		See Figure 13, V_I = V_{CC} or 0 V	25	50		kV/µs

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, recessive-to-dominant output	See Figure 4	31	74	110	ns
t_{PHL}	Propagation delay time, dominant-to-recessive output		25	44	75	
t_r	Differential output signal rise time			20	50	
t_f	Differential output signal fall time			20	50	
t_{dom}	Dominant time-out	↓ C_L=100 pF, See Figure 10	300	450	700	µs

Product Folder Link(s): ISO1050

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
V_{IT+}	Positive-going bus input threshold voltage	See Table 1		750	900	mV
V_{IT-}	Negative-going bus input threshold voltage		500	650		mV
V_{hys}	Hysteresis voltage ($V_{IT+} - V_{IT-}$)			150		mV
V_{OH}	High-level output voltage with Vcc = 5V	I_{OH} = −4 mA, See Figure 6	V_{CC} − 0.8	4.6		V
		I_{OH} = −20 μA, See Figure 6	V_{CC} − 0.1	5		
V_{OH}	High-level output voltage with Vcc1 = 3.3V	I_{OL} = 4 mA, See Figure 6	V_{CC} − 0.8	3.1		V
		I_{OL} = 20 μA, See Figure 6	V_{CC} − 0.1	3.3		
V_{OL}	Low-level output voltage	I_{OL} = 4 mA, See Figure 6		0.2	0.4	V
		I_{OL} = 20 μA, See Figure 6		0	0.1	
C_I	Input capacitance to ground, (CANH or CANL)	TXD at 3 V, V_I = 0.4 sin (4E6πt) + 2.5V		6		pF
C_{ID}	Differential input capacitance	TXD at 3 V, V_I = 0.4 sin (4E6πt)		3		pF
R_{ID}	Differential input resistance	TXD at 3 V	30		80	kΩ
R_{IN}	Input resistance (CANH or CANL)	TXD at 3 V	15	30	40	kΩ
$R_{I(m)}$	Input resistance matching $(1 - [R_{IN\ (CANH)} / R_{IN\ (CANL)}]) \times 100\%$	$V_{CANH} = V_{CANL}$	−3%	0%	3%	
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 13	25	50		kV/μs

(1)   All typical values are at 25°C with $V_{CC1} = V_{CC2}$ = 5V.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	TXD at 3 V, See Figure 6	66	90	130	ns
t_{PHL}	Propagation delay time, high-to-low-level output		51	80	105	
t_r	Output signal rise time			3	6	
t_f	Output signal fall time			3	6	
t_{fs}	Failsafe output delay time from bus-side power loss	VCC1 at 5 V, See Figure 12		6		μs

PARAMETER MEASUREMENT INFORMATION

Figure 1. Driver Voltage, Current and Test Definitions

Figure 2. Bus Logic State Voltage Definitions

Figure 3. Driver V_{OD} with Common-mode Loading Test Circuit

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50Ω.

B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 4. Driver Test Circuit and Voltage Waveforms

$$V_{IC} = \frac{V_{I(CANH)} + V_{I(CANL)}}{2}$$

Figure 5. Receiver Voltage and Current Definitions

PARAMETER MEASUREMENT INFORMATION (continued)

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50Ω.

B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 6. Receiver Test Circuit and Voltage Waveforms

Table 1. Differential Input Voltage Threshold Test

INPUT			OUTPUT	
V_{CANH}	V_{CANL}	$|V_{ID}|$	R	
−11.1 V	−12 V	900 mV	L	
12 V	11.1 V	900 mV	L	
−6 V	−12 V	6 V	L	V_{OL}
12 V	6 V	6 V	L	
−11.5 V	−12 V	500 mV	H	
12 V	11.5 V	500 mV	H	
−12 V	−6 V	−6 V	H	V_{OH}
6 V	12 V	−6 V	H	
Open	Open	X	H	

The waveforms of the applied transients are in accordance
with ISO 7637 part 1, test pulses 1, 2, 3a, and 3b.

Figure 7. Transient Over-Voltage Test Circuit

Product Folder Link(s): *ISO1050*

Figure 8. Peak-to-Peak Output Voltage Test Circuit and Waveform

$$V_{OC} = \frac{V_{O(CANH)} + V_{O(CANL)}}{2}$$

Figure 9. t_{LOOP} Test Circuit and Voltage Waveforms

A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50Ω.

B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 10. Dominant Timeout Test Circuit and Voltage Waveforms

Figure 11. Driver Short-Circuit Current Test Circuit and Waveforms

NOTE: $C_L = 100\,pF$ includes instrumentation and fixture capacitance within ± 20%.

Figure 12. Failsafe Delay Time Test Circuit and Voltage Waveforms

Figure 13. Common-Mode Transient Immunity Test Circuit

Figure 14. Electromagnetic Emissions Measurement Setup

DEVICE INFORMATION

FUNCTION TABLE[1]

DRIVER					RECEIVER		
INPUTS	OUTPUTS		BUS STATE		DIFFERENTIAL INPUTS V_{ID} = CANH–CANL	OUTPUT RXD	BUS STATE
TXD	CANH	CANL					
L[2]	H	L	DOMINANT		$V_{ID} \geq 0.9$ V	L	DOMINANT
H	Z	Z	RECESSIVE		0.5 V < V_{ID} < 0.9 V	?	?
Open	Z	Z	RECESSIVE		$V_{ID} \leq 0.5$ V	H	RECESSIVE
X	Z	Z	RECESSIVE		Open	H	RECESSIVE

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance
(2) Logic low pulses to prevent dominant time-out.

ISOLATOR CHARACTERISTICS [1] [2]

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$L_{(I01)}$	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	DUB-8	6.1			mm
$L_{(I02)}$	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface		6.8			mm
$L_{(I01)}$	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	DW-16	8.34			mm
$L_{(I02)}$	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface		8.10			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation		0.014			mm
R_{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, Tamb < 100°C			$>10^{12}$		Ω
		Input to output V_{IO} = 500 V, 100°C ≤Tamb ≤Tamb max			$>10^{11}$		Ω
C_{IO}	Barrier capacitance	V_I = 0.4 sin (4E6πt)			1.9		pF
C_I	Input capacitance to ground	V_I = 0.4 sin (4E6πt)			1.3		pF

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.
(2) Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

INSULATION CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SPECIFICATION	UNIT
V_{IORM}	Maximum working insulation voltage per IEC	8-DUB Package	560	Vpeak
		16-DW Package	1200	
V_{PR}	Input to output test voltage per IEC	8-DUB Package	V_{PR} = 1.875 x V_{IORM}, t = 1 sec (100% production) Partial discharge < 5 pC	1050	Vpeak
		16-DW Package		2250	
V_{IOTM}	Transient overvoltage per IEC	t = 60 sec (qualification)	4000	Vpeak
		t = 1 sec (100% production)		
V_{ISO}	Isolation voltage per UL	8-DUB Package	t = 60 sec (qualification)	2500	Vrms
			t = 1 sec (100% production)	3000	
		16-DW Package	t = 60 sec (qualification)	5000	Vrms
			t = 1 sec (100% production)	6000	
R_S	Isolation voltage per UL	V_{IO} = 500 V at T_S	$> 10^9$	Ω
	Pollution Degree		2	

IEC 60664-1 RATINGS

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	III-a
Installation classification	Rated mains voltage ≤ 150 Vrms	I–IV
	Rated mains voltage ≤ 300 Vrms	I–III
	Rated mains voltage ≤ 400 Vrms	I–II

IEC SAFETY LIMITING VALUES

safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	Safety input, output, or supply current	DUB-8	θ_{JA} = 73.3 °C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C			310	mA
			θ_{JA} = 73.3 °C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C			474	
		DW-16	θ_{JA} = 76 °C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C			299	mA
			θ_{JA} = 76 °C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C			457	
T_S	Maximum case temperature					150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assured junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program[1]
File Number: 40016131	File Number: pending	File Number: pending

(1) Production tested ≥ 3000 VRMS for 1 second in accordance with UL 1577.

THERMAL INFORMATION (DUB-8 PACKAGE)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ_{JA}	Junction-to-air	Low-K Thermal Resistance[1]		120		°C/W
		High-K Thermal Resistance		73.3		°C/W
θ_{JB}	Junction-to-board thermal resistance	Low-K Thermal Resistance		10.2		°C/W
θ_{JC}	Junction-to-case thermal resistance	Low-K Thermal Resistance		14.5		°C/W
P_D	Device power dissipation	V_{CC1}=5.5V, V_{CC2}=5.25V, T_A=105°C, R_L= 60Ω, TXD input is a 500kHz 50% duty-cycle square wave			200	mW
$T_{j\ shutdown}$	Thermal shutdown temperature[2]			190		°C

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.
(2) Extended operation in thermal shutdown may affect device reliability.

THERMAL INFORMATION (DW-16 PACKAGE)

		ISO1050	UNITS
	THERMAL METRIC[1]	DW	
		16	
θ_{JA}	Junction-to-ambient thermal resistance	76.0	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	41	
θ_{JB}	Junction-to-board thermal resistance	47.7	
ψ_{JT}	Junction-to-top characterization parameter	14.4	
ψ_{JB}	Junction-to-board characterization parameter	38.2	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

LIFE EXPECTANCY vs WORKING VOLTAGE (8-DUB PACKAGE)

Figure 15. Life Expectancy vs Working Voltage

EQUIVALENT I/O SCHEMATICS

Product Folder Link(s): ISO1050

TYPICAL CHARACTERISTICS

RECESSIVE-TO-DOMINANT LOOP TIME
vs
FREE-AIR TEMPERATURE (across Vcc)

Figure 16.

DOMINANT-TO-RECESSIVE LOOP TIME
vs
FREE-AIR TEMPERATURE (across Vcc)



Figure 17.

SUPPLY CURRENT (RMS)
vs
SIGNALING RATE (kbps)



Figure 18.

DRIVER OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE

Figure 19.

Product Folder Link(s): *ISO1050*

TYPICAL CHARACTERISTICS (continued)

EMISSIONS SPECTRUM TO 10 MHz

Figure 20.

EMISSIONS SPECTRUM TO 50 MHz

Figure 21.

Submit Documentation Feedback   15

APPLICATION INFORMATION

DOMINANT TIME-OUT

A dominant time-out circuit in the ISO1050 prevents the driver from blocking network communications if a local controller fault occurs. The time-out circuit is triggered by a falling edge on TXD. If no rising edge occurs on TXD before the time-out of the circuits expires, the driver is disabled to prevent the local node from continuously transmitting a Dominant bit. If a rising edge occurs on TXD, commanding a Recessive bit, the timer will be reset and the driver will be re-enabled. The time-out value is set so that normal CAN communication will not cause the Dominant time-out circuit to expire.

FAILSAFE

If the bus-side power supply Vcc2 is lower than about 2.7V, the power shutdown circuits in the ISO1050 will disable the transceiver to prevent spurious transitions due to an unstable supply. If Vcc1 is still active when this occurs, the receiver output will go to a failsafe HIGH value in about 6 microseconds.

THERMAL SHUTDOWN

The ISO1050 has an internal thermal shutdown circuit that turns off the driver outputs when the internal temperature becomes too high for normal operation. This shutdown circuit prevents catastrophic failure due to short-circuit faults on the bus lines. If the device cools sufficiently after thermal shutdown, it will automatically re-enable, and may again rise in temperature if the bus fault is still present. Prolonged operation with thermal shutdown conditions may affect device reliability.

BUS LOADING

In the CAN standard ISO 11898-2 the driver differential output is specified with a 60Ω load (must be greater than 1.5V) and with a fully-loaded bus (must be greater than 1.2V). The ISO1050 is specified to meet the 1.5V requirement with a 60Ω load, and 1.4V with a 45Ω load. The differential input resistance of the ISO1050 is a minimum of 30KΩ. If the 167 transceivers are in parallel on a bus, this is equivalent to a 180Ω differential load. That transceiver load of 180Ω in parallel with the 60Ω (two 120Ω termination resistors) gives a total 45Ω. Therefore, the ISO1050 supports over 167 transceivers on a single bus segment, with margin to the 1.2V CAN requirement.

Product Folder Link(s): *ISO1050*

REVISION HISTORY

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/ Ball Finish	MSL Peak Temp (3)	Samples (Requires Login)
ISO1050DUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	
ISO1050DUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	
ISO1050DW	PREVIEW	SOIC	DW	16	40	TBD	Call TI	Call TI	
ISO1050DWR	PREVIEW	SOIC	DW	16	2000	TBD	Call TI	Call TI	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1050DUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1050DUBR	SOP	DUB	8	350	358.0	335.0	35.0

DUB (R−PDSO−G8)   **PLASTIC SMALL−OUTLINE**

9,55
9,45

#8   #5

#1   #4

6,67
6,57

PIN NO.1 IDENTIFICATION

7°   0,127

3,35
3,25   4,85 MAX

BASE PLANE

SEATING PLANE

1.524

2.54   0,555
0,355

8,13
7,61

6,62
6,52

7°

0,38 MIN   0,355
0,204

GATE PLANE
0,635   0°

1,45
1,15   10,70
10,10

4207614/C 05/06

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ANSI Y14.5 M−1982.
         B.   This drawing is subject to change without notice.
         C.   Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.254mm.

DW (R−PDSO−G16)   PLASTIC SMALL−OUTLINE PACKAGE

0.413 (10,50)
0.398 (10,10)

16   9

0.419 (10,63)
0.393 (9,97)

0.299 (7,60)
0.291 (7,40)

Pin 1
Index Area

1   8

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⌖ 0.010 (0,25) Ⓜ

0.104 (2,65) Max

0.012 (0,30)
0.004 (0,10)

0.013 (0,33)
0.008 (0,20)

Gauge Plane

⌒ 0.004 (0,10)

Seating Plane

0.010 (0,25)   0°−8°

0.050 (1,27)
0.016 (0,40)

4040000−2/F 06/2004

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
         D.   Falls within JEDEC MS−013 variation AA.

IMPORTANT NOTICE