Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.Sign up
Author Name: Kevin Townsend
Original Assignee: Wilson Snyder (@wsnyder)
For example having the port: "input signed a" will lead to the following error:
syntax error, unexpected IDENTIFIER, expecting '['
I don't know what the official Verilog spec is, but VCS does allow this. If this isn't allow, the error could be clearer.