Join GitHub today
GitHub is home to over 50 million developers working together to host and review code, manage projects, and build software together.Sign up
Adding support for passing by reference #1360
Author Name: Jake Longo
Original Assignee: Wilson Snyder (@wsnyder)
Verilator currently doesn't support passing variables by reference and results in:
[UNKNOWN]: Unsupported: SystemVerilog 2005 reserved word not implemented: ref
This would be quite useful to have if it allows us to avoid creating temporary variables and copying them across when attempting to store results from tasks/functions in structures.
Original Redmine Comment
Fixed in git towards 4.008.
I added only a few simple tests, I expect some problems as you try to use refs. Please file a new bug on any problems and try to update the new test_regress/t/t_var_ref.pl test to show the problem(s). Thanks!