Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

systemverilog Scoped types in enums support #1434

Closed
veripoolbot opened this issue May 13, 2019 · 1 comment
Closed

systemverilog Scoped types in enums support #1434

veripoolbot opened this issue May 13, 2019 · 1 comment

Comments

@veripoolbot
Copy link

@veripoolbot veripoolbot commented May 13, 2019


Author Name: Ollie Bunting
Original Redmine Issue: 1434 from https://www.veripool.org


> verilator -sv -lint-only`
syntax error, unexpected ::, expecting {
<\pre>

verilator -version
Verilator 4.012 2019-03-23 rev UNKNOWN_REV
<\pre>

package MyPkg;
  typedef logic myT;
endpackage

import MyPkg::*;
package MyOtherPkg;
  enum T::myT {A,B} myEnum;
endpackage

@veripoolbot

This comment has been minimized.

Copy link
Author

@veripoolbot veripoolbot commented May 13, 2019


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-05-13T16:05:38Z


You're referencing "T::" e.g. package T, but have not declared it as required by IEEE.

I suspect what you want is just to remove the "T::" prefix.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Linked pull requests

Successfully merging a pull request may close this issue.

None yet
1 participant
You can’t perform that action at this time.