Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Support full UVM parsing and XML dump #1538

Open
veripoolbot opened this issue Oct 6, 2019 · 0 comments
Open

Support full UVM parsing and XML dump #1538

veripoolbot opened this issue Oct 6, 2019 · 0 comments

Comments

@veripoolbot
Copy link

@veripoolbot veripoolbot commented Oct 6, 2019


Author Name: Wilson Snyder (@wsnyder)
Original Redmine Issue: 1538 from https://www.veripool.org


Feature tracking bug.

Currently Verilator parses a subset of SystemVerilog and reports many unsupported errors at parse time.

Towards getting full language support, it is desirable that the parser handle all of UVM and support dumping this to XML. This allows downstream tools to use the full language. Any unsupported Verilation language constructs would then be reported at an error at that point.

Verilog-Perl's parser is a nearly complete starting point, with some fixes needed to handle "foo = new foo".

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
1 participant
You can’t perform that action at this time.