Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Improve performance of bit operations by vectorizing #1542

Open
veripoolbot opened this issue Oct 6, 2019 · 0 comments
Open

Improve performance of bit operations by vectorizing #1542

veripoolbot opened this issue Oct 6, 2019 · 0 comments

Comments

@veripoolbot
Copy link

@veripoolbot veripoolbot commented Oct 6, 2019


Author Name: Wilson Snyder (@wsnyder)
Original Redmine Issue: 1542 from https://www.veripool.org


Feature tracking bug.

Verilator at present only vectorizes some very simple assignments of the form

assign a[2] = foo[2]
assign a[3] = foo[3]

into e.g. a[3:2] = foo[3:2]. The V3Gate/V3Const process should be improved to vectorize general equations. There is probably some literature on this as is similar to normal code vectorization.

For some designs written at a low level expect a 5-30% performance improvement.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
1 participant
You can’t perform that action at this time.