Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

synopsys translate_off and synopsys translate_on #24

Closed
veripoolbot opened this issue Jul 22, 2008 · 3 comments
Closed

synopsys translate_off and synopsys translate_on #24

veripoolbot opened this issue Jul 22, 2008 · 3 comments

Comments

@veripoolbot
Copy link
Contributor

@veripoolbot veripoolbot commented Jul 22, 2008


Author Name: cy wang
Original Redmine Issue: 24 from https://www.veripool.org


//synopsys translate_off
      non-synthesizable code
//synopsys translate on

I comment this region by hand.
If verilator can automatically do it, It will reduce manual effort.

@veripoolbot
Copy link
Contributor Author

@veripoolbot veripoolbot commented Jul 22, 2008


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2008-07-22T00:57:26Z


Absolutely not for religious reasons. translate_offs are horrors and I'm not going to encourage them; you should be using ifdefs instead. See for example my paper http://www.veripool.org/papers/TenIPEdits_SNUGBos07_paper.pdf

@veripoolbot
Copy link
Contributor Author

@veripoolbot veripoolbot commented Oct 15, 2018


Original Redmine Comment
Author Name: Udi Finkelstein
Original Date: 2018-10-15T19:19:21Z


Wilson Snyder wrote:

Absolutely not for religious reasons. translate_offs are horrors and I'm not going to encourage them; you should be using ifdefs instead. See for example my paper http://www.veripool.org/papers/TenIPEdits_SNUGBos07_paper.pdf

Sorry for reopening a long dead issue,

As much as I understand our reasoning, and agree with, sometimes, when dealing with work issues and some machine-generated vendor code, you cannot manually edit dozens of vendor files to replace '// synthesis translate on' with proper `ifdef.

As I need to support work code For this reason I have started my own branch that adds this feature:
https://github.com/udif/verilator/tree/synthesis_off
I plan to track the main verilator repository and keep merging new commits from time to time into my modified branch.

I'm leaving this message here so that anyone searching for translate_on/translate_off will hit it.

@veripoolbot
Copy link
Contributor Author

@veripoolbot veripoolbot commented Oct 15, 2018


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2018-10-15T20:23:19Z


Ok. Note also verilog-perl can automatically convert translate comments to ifdefs.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Linked pull requests

Successfully merging a pull request may close this issue.

None yet
1 participant
You can’t perform that action at this time.