Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.Sign up
Use of package qualified parameters #586
The following is accepted by VCS, and I believe it to be valid System Verilog:
With Verilator, this fails with:
(where line 37 is the line declaring @input logic ...@ )
I'll start investigating what is needed to extend Verilator to support this SystemVerilog syntax. I'd welcome any hints on this.
A test case for this can be pulled from branch sv-package-param at email@example.com:jeremybennett/verilator.git
Original Redmine Comment
Fixed in git towards 3.844. This required a fairly large parser change, so it might make some dotted reference (a.b.c) handling unstable, though everything I have passes.