Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilator internal fault related to huge shifts #766

Closed
veripoolbot opened this issue May 15, 2014 · 2 comments
Closed

Verilator internal fault related to huge shifts #766

veripoolbot opened this issue May 15, 2014 · 2 comments
Assignees
Labels
resolution: fixed

Comments

@veripoolbot
Copy link
Contributor

@veripoolbot veripoolbot commented May 15, 2014


Author Name: Clifford Wolf (@cliffordwolf)
Original Redmine Issue: 766 from https://www.veripool.org
Original Date: 2014-05-15
Original Assignee: Wilson Snyder (@wsnyder)


Verilator d7e4bc1 fails with an internal error on the following code:

  input signed [15:0] a;
  output [15:0] y;
  assign y = (a >> 16) >>> 32'h7ffffff1;
endmodule

The error created is:

%Error: Command Failed /usr/local/bin/verilator_bin -cc -Wno-fatal -DSIMLIB_NOMEM -DSIMLIB_NOSR -DSIMLIB_NOLUT --top-module test rtl/test.v
@veripoolbot
Copy link
Contributor Author

@veripoolbot veripoolbot commented May 16, 2014


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2014-05-16T11:11:31Z


Fixed in git towards 3.862.

@veripoolbot
Copy link
Contributor Author

@veripoolbot veripoolbot commented Jun 11, 2014


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2014-06-11T00:57:31Z


In 3.862.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
resolution: fixed
Projects
None yet
Development

No branches or pull requests

2 participants