Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.Sign up
In the SystemVerilog language it is possible to ommit the parameter keyword in parameter lists. See section "6.20.1 Parameter declaration syntax" from the 1800-2012 standard. This feature is not yet supported by Verilator.
Original Redmine Comment
The parameters were sized, here are a few examples, but I am not able to test this right this week: