incorrect simulation relating to operator NOT #959
For the following code
Verilator generates C++ code for the assignment as
Is this expected?
Original Redmine Comment
Have tested the same thing using VCS and it reports the same result as Verilator. Also the verilog standard says that the rigth side is extended to be the same width as the left side before the operation is done.
So the issue reported here is invalid.