Skip to content

Conversation

@AlexandreSinger
Copy link
Contributor

Fixed the simple spelling mistakes in most of VPR. The only VPR folder left is route which has quite a few since it is so documented. That needs to come in its own PR.

Fixed the simple spelling mistakes in most of VPR. The only VPR folder
left is route which has quite a few since it is so documented. That
needs to come in its own PR.
@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels Nov 25, 2025
Copy link
Contributor

@AmirhosseinPoolad AmirhosseinPoolad left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM


//Change the target
lb_nets[ilb_net].terminals[iterm] = pin_index;
lb_nets[ilb_net].terminals[term_idx] = pin_index;
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This entire function is actually terrifying the way it uses and reuses term_idx. Can you please put a note somewhere to refactor it in a later PR?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I actually already have this on my radar. This will be part of future packer cleanups.

This reuse of the variable is not too bad, I tried to resolve it but its a bit more involved for this PR. Its just searching for a terminal index which matches some attribute.

@AlexandreSinger AlexandreSinger merged commit 0e9f8c2 into verilog-to-routing:master Nov 25, 2025
30 checks passed
@AlexandreSinger AlexandreSinger deleted the feature-spelling branch November 25, 2025 14:49
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants