STIL dashboard user guide


Select or insert STIL files, analyze the test setup, explore every tester clock, then optimize and review. You can generate and download every report.

---

1 Select or insert STIL files

On the left pane, pick the files you want to compare. Use the kit files already listed, or insert your own.

1. Tick two or more `.stil` files (the five `IJTAG_dft_part_*` files are the usual set).
2. Or click **Add STIL files...** / drop extra `.stil` files to insert them.
3. Use **Select all** or **Clear** if you need to reset the list.



Left: STIL file list and **Analyze setup**. Right: results after you run Analyze.

2 Click Analyze


Click **Analyze setup**. The dashboard parses TEST_SETUP (not the 1000-pattern payload) and shows what is the same in every file versus what is unique (partition / SIB / TDR).

1. Wait for the analyzing window. RAM and GPU bars update while the job runs, then freeze at the recorded peak.
2. When it finishes you should see a status such as analyzed file count (on CUDA if a GPU is present).

3. Read **What is the same** and **What is different**.



Status after Analyze completes.



Example common row: `one_setup = ON` in every selected file.

3 Download the analyzed report

After Analyze you can generate an HTML report of the common vs not-common tables.

1. Click **Download HTML report** in the left pane, or the same button at the top of the results.

2. The file is named like `stil-setup-report-….html`. Open it in any browser or share it.

4 Explore all setup clocks


Click **Explore 31 setup clocks**. This lists every tester clock in the bring-up and explains what it is (reset, TAP, Shift-IR, SIB, TDR, exits).

1. Read each clock: needed protocol vs extra idle / duplicate / second TAP reset.
2. The table lists **#**, **Role** (Keep / Waste), **Name**, **What this clock does**, and **Pins**.
3. Click **Download HTML report** in the Explore window to save the full clock guide.



#	Role	Name	What this clock does	Pins
0	KEEP	Assert RESET and TRST	Drive RESET=0 and TRST=0. Chip logic and the TAP start from a known reset, not a random power-up state.	RESET=0 TRST=0 TCK=0 TMS=1 TDI=0 SE=0 CLK=0
1	WASTE	Duplicate RESET/TRST hold	Same reset levels as clock 0. The chip is already in reset. This clock does not start a new reset.	RESET=0 TRST=0 TCK=0 TMS=1 TDI=0
2	KEEP	Release TRST	TRST goes 0 to 1. That edge is the IEEE 1149.1 TAP reset. After this, the TAP is in Test-Logic-Reset.	RESET=0 TRST=1 TMS=1 TCK=1
3	WASTE	Second TAP reset (5x TMS=1)	TMS=1 TAP-reset clock 1 of 5. IEEE 1149.1 uses five of these if TRST was not used. In this file TRST already reset the TAP, so this is a second reset.	TMS=1 TCK=1 RESET=0
4	WASTE	Second TAP reset (5x TMS=1)	TMS=1 TAP-reset clock 2 of 5. IEEE 1149.1 uses five of these if TRST was not used. In this file TRST already reset the TAP, so this is a second reset.	TMS=1 TCK=1 RESET=0
5	WASTE	Second TAP reset (5x TMS=1)	TMS=1 TAP-reset clock 3 of 5. IEEE 1149.1 uses five of these if TRST was not used. In this file TRST already reset the TAP, so this is a second reset.	TMS=1 TCK=1 RESET=0

Explore window — **All TEST_SETUP clocks**. Clock 0 is the first setup clock. After clock 30 the 1000 stuck-at patterns start. SIB/TDR pin values are from this file; other files use the same steps with different TDI bits.




Same Explore flow, grouped: each tester clock and why it is kept or looks like waste. SIB / TDR / IR stay required.


5 Click Optimize to review optimized clocks

Click **Optimize setup clocks**. The review window scores clocks with Learning-to-Defer + GBC. Nothing is cut until you click **Remove**.

1. Left: Keep — no review needed (SIB, TDR, IR, first reset, TAP exits).
2. Right: Review — recommend cut or unsure. Click **Keep** or **Remove** for each clock.
3. The model retrains from your labels. Protected protocol is not auto-removed.



Optimize / review window. You decide. The GBC only recommends.



RAM / GPU utilization for this job (recorded peak stays after the job goes idle).

6 Generate or download all reports

Every stage can export a report (and Optimize can also export new STIL files).

Where	Button	What you get
After Analyze	**Download HTML report**	Common vs different setup tables, shared steps, per-file SIB/TDR.
Explore window	**Download HTML report**	All tester clocks and what each one does.

Where	Button	What you get
Optimize window	**Download HTML report**	Keep / review / removed clocks after your decisions.
Optimize window	**Download optimized STIL**	ZIP of rewritten STILs. Only clocks you marked **Remove** are cut.

You can generate these as many times as you want after each Analyze / Explore / Optimize run.

STIL test-setup analyzer · IEEE 1450 TEST_SETUP (bring-up), not the pattern payload. Open this guide any time from the dashboard: User guide

