Skip to content

Issues: veripool/verilog-mode

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Filter by author
Filter by label
Use alt + click/return to exclude labels
or + click/return for logical OR
Filter by project
Filter by milestone
Filter by who’s assigned

Issues list

Slow with many curly braces ({)
#1860 opened Jan 29, 2024 by richyliu
Issue when using \ followed by "
#1831 opened Jun 21, 2023 by LapinFou
Verilog-mode with LSP?
#1814 opened Sep 28, 2022 by unfrostedpoptart
ProTip! Find all open issues with in progress development work with linked:pr.