Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.Sign up
SystemVerilog interface indentation in module declaration #1446
Author Name: Clarke Watson
Thanks for creating and maintaining verilog-mode. It is awesome!
I am having trouble getting SystemVerilog interfaces inside module declarations to indent properly when using verilog-batch-indent.
See attached sample code.
I would expect the din and dout interfaces to be aligned with the same column as the discrete logic signals after running verilog-batch-indent, but there always seems to be just a single space between the port type (SV interface) and the port name.
Let me know if I am missing a setting in the verilog-mode.el file.
Original Redmine Comment
Agreed it should indent as you indicate, in general this looks to verilog-mode like a user-defined type, which is misindented due to #�.
Unfortunately unless you can contribute a patch, the indent part of verilog-mode is looking for a maintainer so it might be a long wait.