Join GitHub today
GitHub is home to over 50 million developers working together to host and review code, manage projects, and build software together.Sign up
Structs as output ports don't work with stub generation recipe #1461
Author Name: Paul Donahue
Original Assignee: Wilson Snyder (@wsnyder)
I have this port list on a module:
I followed the recipe for generating stubs from https://www.veripool.org/projects/verilog-mode/wiki/Faq#How-do-I-make-a-Stub-module
However, verilog-mode doesn't seem to recognize FullOutput as an output:
I would expect FullOutput to be in the port list and the "output" keyword to appear in the AUTOINOUTMODULE section. In playing around, I found that it seems to work if FullOutput is declared as one of the built-in types but not when it is something else I typedef'ed.
I have attached a tarball with the Foo module, the FooStub module, a Makefile, and the verilog-mode.el I used (which is the latest from last week).
Original Redmine Comment
Thanks for the very clear example, this makes it a lot easier.
Unfortunately Verilog-mode needs to know what is a type (as in cases without the :: it might otherwise be an interface). If you add this to Foo.sv and FooStub.sv it works, or equivalently to some startup file.
// Local Variables: