Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Question: Issue with hooking up ports using conditional operators #564

Closed
veripoolbot opened this issue Sep 24, 2012 · 3 comments
Closed

Question: Issue with hooking up ports using conditional operators #564

veripoolbot opened this issue Sep 24, 2012 · 3 comments
Labels

Comments

@veripoolbot
Copy link
Collaborator

@veripoolbot veripoolbot commented Sep 24, 2012


Author Name: Gauravg Gupte
Original Redmine Message: 915 from https://www.veripool.org


I’m using AUTO_TEMPLATE to conditionally connect outputs to different names depending on the instance number using the following syntax for a "if" statement.
.GcuSSArb(.*)VecNnnW (@"(if (= (% @ 2) 0) \"GcuReqArbGntVec0NnnW[@"(/ @ 2)"]\" \"GcuReqArbGntVec1NnnW[@"(/ @ 2)"]\")"),

All I want to do is hook up GcuReqArbGntVec0NnnW to even instances and GcuReqArbGntVec1NnnW to odd instances.(and use the expressions above to connect correct bits of the vector). However I get and end of file parsing error when I run AUTOS. However; if I try and do these expressions individually both of them work:

For instance:
.GcuSSArb(.*)VecNnnW (@"(if (= (% @ 2) 0) \"GcuReqArbGntVec0NnnW[]\" \"GcuReqArbGntVec1NnnW[]\")"), // THIS WORKS WITH AUTOS

OR

.GcuSSArb(.*)VecNnnW (GcuReqArbGntVec0NnnW[@"(/ @ 2)"]), // THIS WORKS WITH AUTOS

But when I try to put these 2 together it doesnt go through. Anything I am doing wrong? Is there any workaround to this?

Gaurav

@veripoolbot

This comment has been minimized.

Copy link
Collaborator Author

@veripoolbot veripoolbot commented Sep 24, 2012


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2012-09-24T18:55:16Z


Looks reasonable to me. Check you are using the most recent verilog-mode version, and if so paste a complete small example showing the problem and I'll take a look.

@veripoolbot

This comment has been minimized.

Copy link
Collaborator Author

@veripoolbot veripoolbot commented Jun 6, 2014


Original Redmine Comment
Author Name: Sathappan Palaniappan
Original Date: 2014-06-06T23:54:44Z


Is there a way to check more than one conditions?

@veripoolbot

This comment has been minimized.

Copy link
Collaborator Author

@veripoolbot veripoolbot commented Jun 7, 2014


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2014-06-07T13:43:50Z


It's lisp. For example "(cond" or use some nested "(if".

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Linked pull requests

Successfully merging a pull request may close this issue.

None yet
1 participant
You can’t perform that action at this time.