Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Vhier : Usage to display whole hierarchy of a pin or a port in a module or sub-module. #1463

Closed
veripoolbot opened this issue Jun 13, 2019 · 1 comment
Labels

Comments

@veripoolbot
Copy link
Collaborator

@veripoolbot veripoolbot commented Jun 13, 2019


Author Name: Utkarsh Khanna
Original Redmine Issue: 1463 from https://www.veripool.org

Original Assignee: Utkarsh Khanna


Suppose I have a verilog file with modules and lots of sub modules and also with pins inside the submodule.
I want to display the whole address of the pin or port input by user

@veripoolbot

This comment has been minimized.

Copy link
Collaborator Author

@veripoolbot veripoolbot commented Jun 14, 2019


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2019-06-14T01:14:39Z


This is not supported by vhier, and is unlikely to be added in the future, sorry. To do this you'd need to write your own perl program that uses the Verilog::Netlist package.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Linked pull requests

Successfully merging a pull request may close this issue.

None yet
1 participant
You can’t perform that action at this time.