Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.Sign up
Verilog Perl does not parse widths correctly #153
This bug was cloned from Perl-RT, rt28496.
Email addresses have have been truncated.
Thu Jul 26 18:24:58 2007 vananth@ - Ticket created
Fri Aug 03 11:45:26 2007 WSNYDER - TimeWorked changed from (no value) to '5'
Fri Aug 03 11:45:27 2007 WSNYDER - Status changed from 'new' to 'resolved'
Original Redmine Comment
Reply to original message on 26 Jul 2007:
Net.pm line 35 couldn't cause that error. I presume it's line 67 ish?
The parser definitely supports that syntax, however the Netlist:: packages don't know how to convert arithmetic expressions as that would require a full verilog evaluation engine, and it simply wouldn't work with things like parameters. They only tells you what the expressions are and you need to evaluate them yourself if you want a single numeric result. You can probably use
my $width = eval($net->msb." - ".$self->lsb." + 1");
perhaps it should do that automatically if the expression is simple....