Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Syntax error when "break" is used as block identifier for disable statement #428

veripoolbot opened this issue Jan 5, 2012 · 1 comment


Copy link

@veripoolbot veripoolbot commented Jan 5, 2012

Author Name: Pihay Saelieo
Original Redmine Issue: 428 from
Original Date: 2012-01-05

While reading the verilog, the following error messages are issued:
%Error: count_leading_zeroes.v:15: syntax error, unexpected "break"
%Error: count_leading_zeroes.v:16: syntax error, unexpected ';'
%Error: count_leading_zeroes.v:16: syntax error, unexpected ')', expecting ';'

Our synthesis and simulation tools can read the RTL without any problems.

Attached is a testcase that when read will reproduce the error.


This comment has been minimized.

Copy link
Collaborator Author

@veripoolbot veripoolbot commented Jan 12, 2012

Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2012-01-12T00:10:31Z

break is a SystemVerilog keyword. Fix the code, or use the --language or related options to say you want only Verilog 2001.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
None yet
Linked pull requests

Successfully merging a pull request may close this issue.

None yet
1 participant
You can’t perform that action at this time.