Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.Sign up
Parameters outside modules not recognized #471
It seems that "parameter" statements outside of module scope are not recognized by the Verilog-Perl Verilog::Netlist class. This seems to be is rare-but-valid syntax.
Would it be possible to add an interface to Verilog::Netlist to retrieve these global scoped parameters, or assign the "global" parameter net to all Verilog::Module in the Verilog::Netlist structure they apply to. I do not see them stored anywhere in the Verilog::Netlist structures using Data::Dumper.
This seems to have previously been noted at (2nd comment down):
module A( B, C );
parameter D = 1; // Can't see this.