Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog::PreProc mistakenly substitute macros in numbers #502

Closed
veripoolbot opened this issue May 1, 2012 · 1 comment
Closed

Verilog::PreProc mistakenly substitute macros in numbers #502

veripoolbot opened this issue May 1, 2012 · 1 comment

Comments

@veripoolbot
Copy link
Collaborator

@veripoolbot veripoolbot commented May 1, 2012


Author Name: Wei Song
Original Redmine Issue: 502 from https://www.veripool.org
Original Date: 2012-05-01


for the following macro definition:

`define NUMBER(d1, d2, d3)  (32'd1 + d1 + d2 + d3)

the "d1" in "32'd1" is recognised as a macro parameter.
Not sure whether it is the normal behaviour defined by specification.

@veripoolbot

This comment has been minimized.

Copy link
Collaborator Author

@veripoolbot veripoolbot commented May 1, 2012


Original Redmine Comment
Author Name: Wilson Snyder (@wsnyder)
Original Date: 2012-05-01T17:08:10Z


Sorry ignore the last mail, I thought you had another define getting substituted in, not the define argument.

The spec doesn't state whitespace is needed to delimit tick defines, andt looking at some UVM and other examples I believe the behavior of substituting it in is correct.

@veripoolbot veripoolbot closed this May 1, 2012
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Linked pull requests

Successfully merging a pull request may close this issue.

None yet
1 participant
You can’t perform that action at this time.