Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.Sign up
System Verilog Concurrent Assertion with Label Not Parsed Correctly #9
Original Redmine Comment
This isn't proving easy, because there are other SystemVerilog assertion parse issues that haven't been added yet. It will take a while to get all of this in and working; if you'd like to help out drop me a line.