



Fig. 1. Matrix-Vector Multiplication Implementations and FPGA Accelerator Pass