

# Makefiles

a.h

```
#ifndef A_H_
#define A_H_

void f();

#endif /* A_H_ */
```

a.c

```
#include "a.h"
void f() {...}
...
```


main.c

```
#include <stdio.h>
#include "a.h"

int main() {
    ...
    f();
    return 0;
}
```


# Recap

Executable maken = Compilatie + Linking



`#include "a.h"` → Gecompileerd samen met a.c/main.c


# Compileren via Eclipse



# Compileren via Eclipse


## Maar:

1. Eclipse is traag
2. Programma installeren -> code compileren
3. Eclipse niet altijd beschikbaar
4. ....



```
[MacBook-Pro-van-Maarten:src mvdcamme$ gcc a.c main.c -o main
[MacBook-Pro-van-Maarten:src mvdcamme$ ./main
15
[MacBook-Pro-van-Maarten:src mvdcamme$
```

# Compileren via de terminal



A screenshot of a macOS terminal window. The window has a light gray header bar with three colored buttons (red, yellow, green) on the left. The main area of the terminal shows the following text:

```
[MacBook-Pro-van-Maarten:src mvdcamme$ gcc a.c main.c -o main
[MacBook-Pro-van-Maarten:src mvdcamme$ ./main
15
[MacBook-Pro-van-Maarten:src mvdcamme$
```

gcc a.c main.c -o main

- Compileer a.c en main.c
- Link de object files
- Noem de output (de executable) “main”

# Object-files apart compileren

```
gcc a.c -c -o a.o
```

```
gcc main.c -c -o main.o
```

-c: Compileer enkel een object-file, zonder te linken

-o X: Noem de output (de object-file) X

Linken:

```
gcc a.o main.o -o main
```

# Object-files apart compileren

gcc a.c -c -o a.o

Voordeel hiervan?

gcc main.c -c -o main.o

sneller

-c: Compileer enkel een object-file, zonder te linken

-o X: Noem de output (de object-file) X

Linken:

gcc a.o main.o -o main

# Makefiles

aaa.c

aab.c

...

ijk.c

...

zzz.c

# Makefiles

aaa.c

Code veranderd → hercompileren

aab.c

Alle files samen hercompileren?  
Neen, te traag

...

ijk.c

Alle files een-voor-een hercompileren?  
Neen, niet praktisch

...

zzz.c

Makefile

# Makefiles: basis

makefile

```
all: main.c a.c
    gcc main.c a.c -o main
```

# Makefiles: basis

makefile

Regel

```
all: main.c a.c
    gcc main.c a.c -o main
```

# Makefiles: basis

makefile

Regel

```
all: main.c a.c  
      gcc main.c a.c -o main
```

Naam v/d regel

# Makefiles: basis

Regel

makefile

Dependencies  
(bestands- of regelnamen)

```
all: main.c a.c  
      gcc main.c a.c -o main
```

Naam v/d regel

# Makefiles: basis

Regel

makefile

Dependencies  
(bestands- of regelnamen)

```
all: main.c a.c  
      gcc main.c a.c -o main
```

Naam v/d regel

Regel-body

# Makefiles: basis

makefile

Regel

Dependencies  
(bestands- of regelnamen)

```
all: main.c a.c
      gcc main.c a.c -o main
```

Naam v/d regel

Regel-body

Een dependency veranderd?  
Voer regel-body opnieuw uit

# Makefiles: basis


makefile

```
all: main.c a.c
    gcc main.c a.c -o main
```

Syntax:  
':' na de naam  
tab voor de regel-body

# Makefiles: praktisch

1. Folder met code + bestand “makefile”



3. Voer de makefile uit

**make**

```
[soft7:Main mvdcamme$ make
gcc main.c a.c -o main
soft7:Main mvdcamme$ ]
```

2. Open terminal en ga naar folder:  
**cd pad/naar/folder**

```
[soft7:~ mvdcamme$ cd Structuur_2/Week_3/Main/
soft7:Main mvdcamme$ ]
```

4. Voer het nieuwe programma uit  
**./main**

```
[soft7:Main mvdcamme$ ./main
15
soft7:Main mvdcamme$ ]
```

# Object-files compileren

Makefile uitvoeren = bovenste regel uitvoeren

a.h

```
all: main.o a.o  
      gcc main.o a.o -o main
```

a.c

```
main.o: main.c a.h  
      gcc main.c -c -o main.o
```

```
a.o: a.c a.h  
      gcc a.c -c -o a.o
```

main.c

# Object-files compileren

Code veranderd?

Voer enkel relevante regels opnieuw uit

a.h

all: main.o a.o

    gcc main.o a.o -o main

a.c

main.o: main.c a.h

    gcc main.c -c -o main.o

main.c

a.o: a.c a.h

    gcc a.c -c -o a.o

# Makefiles: extra

```
OBJ=main.o a.o
```

```
HEADERS=a.h
```

```
CC=gcc
```

```
TARGET=main
```

```
# Comments schrijven via '#'
```

```
all: $(OBJ)
```

```
    @echo "Linking all object files"
```

```
    $(CC) main.o a.o -o $(TARGET)
```

```
main.o: main.c $(HEADERS)
```

```
    @echo "Compiling main.c"
```

```
    $(CC) main.c -c -o main.o
```

```
a.o: a.c $(HEADERS)
```

```
    @echo "Compiling a.c"
```

```
    $(CC) a.c -c -o a.o
```

# Makefiles: extra

```
OBJ=main.o a.o
HEADERS=a.h
CC=gcc
TARGET=main

all: $(OBJ)
    $(CC) $^ -o $(TARGET)

%.o: %.c $(HEADERS)
    $(CC) $< -c -o $@
```

`%.o` = elke file met extensie.o  
`%.c` = overeenkomstige file met extensie.c  
`$@` = naam v/h linkerelement  
`$<` = naam v/h eerste rechterelement  
`$^` = alle rechterelementen

[https://www.cs.jhu.edu/~langmea/resources/lecture\\_notes/130\\_makefiles.pdf](https://www.cs.jhu.edu/~langmea/resources/lecture_notes/130_makefiles.pdf)

<http://www.cs.colby.edu/maxwell/courses/tutorials/maketutor/>