# Veryl

A New Hardware Description Language Developed as Open Source Software

Naoya Hatta PEZY Computing, K.K.

## What is Hardware Description Language?

Hardware Description Language (HDL) is for digital circuit design

- Modern CPU/GPU/SoC are written in HDL
- Essential for large-scale circuit design

Industry standard HDLs are mainly used

Verilog, VHDL, SystemVerilog

New HDLs have been developed

- Chisel, SpinalHDL, Bluespec
- Veryl

## Veryl

### A new HDL being developed as open source software

- Refined syntax based on SystemVerilog and Rust
- Compile into human-readable SystemVerilog

```
/// Counter
module Counter #(
    param WIDTH: u32 = 1,
)(
    i_clk: input clock
    i_rst: input reset
    o_cnt: output logic<WIDTH>,
){
    var r_cnt: logic<WIDTH>;

    always_ff {
        if_reset {
            r_cnt = 0;
        } else {
            r_cnt += 1;
        }
    }
}
```



```
// Counter
                                     SystemVerilog
module Counter #(
    parameter WIDTH = 1
    input logic
                             iclk ,
    input logic
                             i rst n,
    output logic [WIDTH-1:0] o cnt
    logic [WIDTH-1:0] r cnt;
    always_ff @ (posedge i_clk or negedge i_rst_n) begin
        if (!i rst n) begin
            r cnt \ll 0;
        end else begin
            r_cnt \le r_cnt + 1;
        end
    end
endmodule
```

## Agenda

### Motivation

- Challenges in SystemVerilog Development
- Challenges of existing new HDLs

Veryl: A new HDL as an alternative to SystemVerilog

- Concept and vision
- Key features and benefits

Developing Veryl as Open Source Software

- Project status
- Actual usages

### Conclusion

## Agenda

#### Motivation

- Challenges in SystemVerilog Development
- Challenges of existing new HDLs

### Veryl: A new HDL as an alternative to SystemVerilog

- Concept and vision
- Key features and benefits

### Developing Veryl as Open Source Software

- Project status
- Actual usages

### Conclusion

### Redundant and easy-to-mistake syntax

- SystemVerilog takes over old syntax from Verilog
- Unsynthesizable description can be mixed in easily

### Redundant and easy-to-mistake syntax

- SystemVerilog takes over old syntax from Verilog
- Unsynthesizable description can be mixed in easily

### Limited compile-time check

- Type check depends on each EDA tools
- Some checks (e.g. CDC) need expensive tools

### Redundant and easy-to-mistake syntax

- SystemVerilog takes over old syntax from Verilog
- Unsynthesizable description can be mixed in easily

### Limited compile-time check

- Type check depends on each EDA tools
- Some checks (e.g. CDC) need expensive tools

### Less productivity tools

No formatter, real-time diagnostics, dependency management

### Redundant and easy-to-mistake syntax

- SystemVerilog takes over old syntax from Verilog
- Unsynthesizable description can be mixed in easily

### Limited compile-time check

- Type check depends on each EDA tools
- Some checks (e.g. CDC) need expensive tools

### Less productivity tools

No formatter, real-time diagnostics, dependency management



How about the existing new HDLs?

### Syntax is not optimal

- Take over the base language syntax (e.g. Chisel is based on Scala)
- HDL-specific syntax can't be introduced

### Syntax is not optimal

- Take over the base language syntax (e.g. Chisel is based on Scala)
- HDL-specific syntax can't be introduced

### Semantics differences from Verilog

- Small code generates voluminous Verilog
- Low readability of generated Verilog

### Syntax is not optimal

- Take over the base language syntax (e.g. Chisel is based on Scala)
- HDL-specific syntax can't be introduced

### Semantics differences from Verilog

- Small code generates voluminous Verilog
- Low readability of generated Verilog

### Generate Verilog, not SystemVerilog

Integrating into existing SystemVerilog projects is difficult

### Syntax is not optimal

- Take over the base language syntax (e.g. Chisel is based on Scala)
- HDL-specific syntax can't be introduced

### Semantics differences from Verilog

- Small code generates voluminous Verilog
- Low readability of generated Verilog

### Generate Verilog, not SystemVerilog

Integrating into existing SystemVerilog projects is difficult



A new HDL improving the above issues is necessary: Veryl

## Agenda

### Motivation

- Challenges in SystemVerilog Development
- Challenges of existing new HDLs

### Veryl: A new HDL as an alternative to SystemVerilog

- Concept and vision
- Key features and benefits

### Developing Veryl as Open Source Software

- Project status
- Actual usages

### Conclusion

## Introduction to Veryl Concept

### Optimized syntax for synthesizable HDL

Designed to enhance readability and reliability

### Generate human-readable SystemVerilog

Ensures generated code is easy to understand and debug

### Productivity tools by default

Incorporates tools that enhance developer productivity automatically

## Introduction to Veryl Concept

### Optimized syntax for synthesizable HDL

Designed to enhance readability and reliability

### Generate human-readable SystemVerilog

Ensures generated code is easy to understand and debug

### Productivity tools by default

Incorporates tools that enhance developer productivity automatically

## Optimized Syntax for Synthesizable HDL

### 1. Basic syntax

Streamlined for easier understanding and use

### 2. Clock and reset

- Simplified handling of clock and reset signals
- Quickly detection of errors around clock and reset

#### 3. Generics

Enhanced support for generics to increase flexibility and reusability

## Basic Syntax

### Comparison between SystemVerilog and Veryl

Introduce language features of modern programming language

```
// Counter
                                     SystemVerilog
module Counter #(
   parameter WIDTH = 1
    input logic
                             iclk,
   input logic
                            i rst n,
   output logic [WIDTH-1:0] o cnt
    logic [WIDTH-1:0] r cnt;
   always ff @ (posedge i clk or negedge i rst n) begin
       if (!i rst n) begin
           r cnt \ll 0;
       end else begin
           r_cnt \ll r_cnt + 1;
       end
   end
   always comb begin
       o cnt = r cnt;
   end
endmodule
```

```
Documentation
/// Counter
                               Veryl
                                               comments
module Counter #(
    param WIDTH: u32 = 1
                                            Trailing comma
   i_clk: input clock
   i rst: input reset
   o cnt: output logic<WIDTH>,
   var r cnt: logic<WIDTH>;
                                          Simplify idiomatic syntax
   always ff {
                                          in SystemVerilog
       if reset {
           r cnt = 0;
                                                Bit width
       } else {
           r_cnt += 1;
                                                notation
                                             Context-aware
    always comb {
                                              assignment
       o cnt = r cnt;
```

### Clock and Reset

### Dedicated clock and reset type


Sensitivity list can be omitted in single-clock modules

```
Veryl
module Counter #(
   param WIDTH: u32 = 1,
                                               Clock and reset type
    i_clk: input clock
   i_rst: input reset J
   o_cnt: output logic < WIDTH>,
                                              Automatically inferred
   always ff {
                                                  clock and reset
       if reset 4
           o cnt = 0;
       } else {
                                                 Dedicated reset
           o_cnt += 1;
                                                 condition syntax
```

### Clock and Reset

### Polarity and synchronicity configurable during compiling


- Sensitivity list and reset condition are automatically adjusted
- Single Veryl code can be compiled for both ASIC and FPGA



### Clock and Reset


### Clock domain annotation

- Annotation is mandatory in multi-clock modules
- Unexplicit clock domain crossings are detected as error



### Generics

### Type parameter to reduce code duplication



## Introduction to Veryl Concept

### Optimized syntax for synthesizable HDL

Designed to enhance readability and reliability

### Generate human-readable SystemVerilog

Ensures generated code is easy to understand and debug


### Productivity tools by default

Incorporates tools that enhance developer productivity automatically

## Generate Human-readable SystemVerilog

### Interoperability with SystemVerilog

- Reuse the existing SystemVerilog codebase
- Introduce Veryl to the existing SystemVerilog project gradually



## Generate Human-readable System Verilog

### Debug with SystemVerilog features

struct and interface can be used in waveform viewers

### Generated SystemVerilog can be finely tuned

Timing improvement and pre/post-mask ECO flow can be applied

## Introduction to Veryl Concept

### Optimized syntax for synthesizable HDL

Designed to enhance readability and reliability

### Generate human-readable SystemVerilog

Ensures generated code is easy to understand and debug

### Productivity tools by default

Incorporates tools that enhance developer productivity automatically

### Real-time diagnostics

Editor integration using standardized language server protocol

#### Visual Studio Code

#### Vim


```
module Test {
W let a: logic = b + 1;
    Diagnostics:
    1. Semantic Error: b is undefined [undefined_identifier]
    2. Semantic Warning: a is unused [unused_variable]
```

### Automatic document generation

Supports Markdown format and waveform description

```
Vervl
/// This is a sample module.
    ```wavedrom
/// {signal: [
     {name: 'i_clk', wave: 'p.....'},
     {name: 'i_dat', wave: 'x.=x...', data: ['data']},
    {name: 'o dat', wave: 'x...=x.', data: ['data']},
pub module Sample #(
    /// Data Width
    param WIDTH: u32 = 1.
    i clk: input clock , /// Clock
    i_dat: input logic<WIDTH>, /// Input Data
    o dat: output logic<WIDTH>, /// Output Data
```





### Automatic formatter

Enables cleaner, standardized code layout

```
module Counter #(
param WIDTH : u32 = 1,
) (
i_clk: input clock,
i_rst: input reset,
o_cnt: output logic < WIDTH >,
){
   always_ff{
        if_reset {
            o_cnt = 0;
        } else {
            o_cnt += 1;
        }
}
```



```
module Counter #(
    param WIDTH: u32 = 1,
)(
    i_clk: input clock
    i_rst: input reset
    o_cnt: output logic<WIDTH>,
){
    always_ff {
        if_reset {
            o_cnt = 0;
        } else {
            o_cnt += 1;
        }
    }
}
```

### Other features

- Integrated unit testing to streamline testing process
- Ability to publish projects as libraries for easy reuse
- Dependency management for efficient handling of project dependencies
- Toolchain manager to ease to update Veryl compiler

## Agenda

### Motivation

- Challenges in SystemVerilog Development
- Challenges of existing new HDLs

### Veryl: A new HDL as an alternative to SystemVerilog

- Concept and vision
- Key features and benefits

### Developing Veryl as Open Source Software

- Project status
- Actual usages

### Conclusion

## Project Status

### GitHub

Created : 2022/12

Commits : 3032

• Releases : 51

Pull Requests : 3 Open, 1114 Closed


Contributors : 12

#### Resources

Official site : <a href="https://veryl-lang.org">https://veryl-lang.org</a>


Language reference : <a href="https://doc.veryl-lang.org/book/">https://doc.veryl-lang.org/book/</a>

Playground : <a href="https://doc.veryl-lang.org/playground/">https://doc.veryl-lang.org/playground/</a>




## Project Status

### GitHub Stars (2022/12~)



### Projects on GitHub (2024/03~)




## Actual Usages

### HPC/Al accelerator

- the next generation chip developed in PEZY Computing
  - Closed source because it includes NDA-based information
- 50k lines in Veryl
  - with 6M lines in SystemVerilog

### bluecore

- Open source, Linux bootable RISC-V
  - https://github.com/nananapo/bluecore
- 4k lines in Veryl
- Self-publishing books "Verylで作るCPU (Writing CPU in Veryl)"



## Actual Usages

### Digital design course at Luleå University of Technology Sweden

- MIPS32 subset implementation
- As an advanced task, Veryl can be selected

### OSS processor implementations

- https://github.com/jbeaurivage/very-holy-core
- https://github.com/perlindgren/vips
- https://github.com/shinrabansyo/cpu

### OSS tools supporting Veryl

- RgGen: CSR generator
- Marlin: Writing testbench in Rust

## Agenda

### Motivation

- Challenges in SystemVerilog Development
- Challenges of existing new HDLs

### Veryl: A new HDL as an alternative to SystemVerilog

- Concept and vision
- Key features and benefits

### Developing Veryl as Open Source Software

- Project status
- Actual usages

### Conclusion

### Conclusion

### Veryl: A new HDL as an alternative to SystemVerilog

- Optimized syntax for synthesizable HDL
- Generate human-readable SystemVerilog
- Productivity tools by default

### Developed as open source software

- Available on GitHub: <a href="https://github.com/veryl-lang/veryl">https://github.com/veryl-lang/veryl</a>
- Growing open source ecosystem

## Future of Open Source Chip Design

Young developers are ...

Familiar with modern programming languages

They are interested in new HDLs

Familiar with open source culture

Publishing code, contributing other projects



As they enter the industry, adoption of new HDLs and open source technologies will grow