Report Generated From Altium Designer

	- · ·		_	2 /		
Name	Priority	Enabled		Category	Scope	Attributes
ANT_clearence_polygon	1	True	Clearance	Electrical		Generic clearance = 0.125mm, and 6 value(s) for objects
					A') or	
					InNet('LTE_ANT') or	
					InNet('NetIC901_11')	
					orInNet('GPS_ANTE	
					NNA_nRF') orInNet(' GPS_ANTENNA_EX	
AssemblyTestpoint	1	True	Assembly Testpoint	Testpoint	T') - All All	Under Comp - Allow Sides - Top, Bottom Pref Size = 1.524mm Pref Hole Size
, ,			Style	•		= 0.813mm Using Grid = Yes Grid = 0.025mm Grid Tolerance = 0mm
AssemblyTestPointUsage	1	True	Assembly Testpoint Usage	Testpoint	All	Testpoint - One Required Multiple - Not Allowed
ComponentClearance	1	True	Component Clearance		All - All	Horizontal Clearance = 0.254mm Vertical Clearance = 0.254mm
DiffPairsRouting	1	True	Differential Pairs Routing	Routing	All	Pref Gap = 0.193mm Min Gap = 0.19mm Max Gap = 0.254mmPref Width = 0.165mm Min Width = 0.165mm Max Width = 0.165mm
FabricationTestpoint	1	True	Fabrication Testpoint	Testpoint	All	Under Comp - Allow Sides - Top, Bottom Pref Size = 1.524mm Pref Hole Size
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			Style			= 0.813mm Using Grid = Yes Grid = 0.025mm Grid Tolerance = 0mm
FabricationTestPointUsage	1	True	Fabrication Testpoint Usage	Testpoint	All	Testpoint - One Required Multiple - Not Allowed
Fanout BGA	1	True	Fanout Control	Routing	IsBGA	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
GND STAR	1	False	Routing Topology	Routing	InNet('GND')	Topology - Starburst
Height	1	True	Height	Placement	All	Pref Height = 12.7mm Min Height = 0mm Max Height = 25.4mm
HoleSize	1	True	Hole Size	Manufacturing	All	Min = 0.2mm
HoleToHoleClearance	1	True	Hole To Hole	Manufacturing	All - All	Hole To Hole Clearance = 0.279mm
			Clearance	3		
LayerPairs	1	True	Layer Pairs	Manufacturing	All	Layer Pairs - Enforce
MinimumAnnularRing	1	True	Minimum Annular Ring	Manufacturing	All	Min = 0.15mm
MinimumSolderMaskSliver	1	True	Minimum Solder Mask Sliver	Manufacturing	All - All	Minimum Solder Mask Sliver = 0.254mm
NetAntennae	1	True	Net Antennae	Manufacturing	All	Net Antennae Tolerance = 0mm
netties rule	1	True	Short-Circuit	Electrical	HasFootprint('NETTI E_FP') - All	Short Circuit - Allowed
PasteMaskExpansion	1	True	Paste Mask Expansion	Mask	All	Expansion = 0mm
PlaneClearance	1	True	Power Plane Clearance		All	Clearance = 0.508mm
PlaneConnect	1	True	Power Plane Connect Style		All	Style - Relief Connect Expansion = 0.508mm Width = 0.254mm Gap = 0.254mm # Entries = 4
PolygonConnect_1	1	True	Polygon Connect Style	Plane	isVia and	Style - Direct Connect
,,g	•		. o.ygo coco. c.y.c		inNet('GND') or isVia	
					and innet('VDD') orln	
					Component('IC1201')	
					and InNet('GND') -	
					All	
RoutingCorners	1	True	Routing Corners	Routing	All	Style - 45 Degree Min Setback = 2.54mm Max Setback = 2.54mm
RoutingLayers	1	True	Routing Layers	Routing	All	TopLayer - Enabled MidLayer1 - DisabledMidLayer2 - Enabled BottomLayer - Enabled
RoutingPriority	1	True	Routing Priority	Routing	All	Priority = 0
RoutingVias	1	True	Routing Via Style	Routing	All	Pref Size = 0.5mm Pref Hole Size = 0.25mm
SilkToSilkClearance	1	True	Silk To Silk Clearance		All - All	Silk to Silk Clearance = 0.254mm
SilkToSolderMaskClearance	1	True	Silk To Solder Mask Clearance	Manufacturing	IsPad - All	Silk To Solder Mask Clearance = 0.254mm
SMDNeckDown	1	True	SMD Neck-Down	SMT	All	Percent = 80%
SolderMaskExpansion VIA	1	True	Solder Mask Expansion		IsVia	Expansion = 0.102mm
UnpouredPolygon	1	True	Modified Polygon	Electrical	All	Allow modified - No Allow shelved - No
UnRoutedNet	1	True	Un-Routed Net	Electrical	All	(No Attributes)
Width_PWR	1	True	Width	Routing	InNetClass('PWR')	Pref Width = 0.4mm Min Width = 0.15mm Max Width = 0.4mm

onsdag 12-jan-12.2022 12:27:38 PM Page 1 of 2

Name	Priority	Enabled		Category	Scope	Attributes
Fanout_LCC	2	True	Fanout Control	Routing	IsLCC	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
PolygonConnect	2	True	Polygon Connect Style	e Plane	All - All	Style - Relief Connect Width = 0.254mm Angle = 90 # Entries = 4 Air Gap = 0.254mm
RoutingTopology	2	True	Routing Topology	Routing	All	Topology - Shortest
ShortCircuit	2	True	Short-Circuit	Electrical	All - All	Short Circuit - Not Allowed
SolderMaskExpansion	2	True	Solder Mask Expansio		All	Expansion = 0.102mm
USB_polygon	2	True	Clearance	Electrical	InNamedPolygon('L1 GND-Polygon') - (IsTrack or IsArc) and (InDifferentialPair('D' orInDifferentialPair('U SB0'))	
Width_diff	2	True	Width	Routing	(InDifferentialPairCla s('All Differential Pairs'))	s Pref Width = 0.165mm Min Width = 0.165mm Max Width = 0.165mm
Fanout_SOIC	3	True	Fanout Control	Routing	IsSOIC	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
USB_clearence	3	True	Clearance	Electrical	(InDifferentialPairCla s('All Differential Pairs')) - All	s Generic clearance = 0.152mm, and 9 value(s) for objects
Width_GPIO_1	3	True	Width	Routing	InNetClass('GPIO') o InNetClass('COEX') or InNetClass('SWD') or InNetClass('UART')	or Pref Width = 0.15mm Min Width = 0.15mm Max Width = 0.152mm
Fanout Small	4	True	Fanout Control	Routing	(CompPinCount < 5)	Style - Auto Direction - Out Then In Via Grid = 0.025mm
nRFfootprint	4	True	Clearance	Electrical		_ Clearance = 0.125mm
Width	4	True	Width	Routina	All	Pref Width = 0.15mm Min Width = 0.15mm Max Width = 0.254mm
Fanout_Default	5	True	Fanout Control	Routing	All	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
Polygon_Clearence	5	True	Clearance	Electrical	-GND-Polygon')) or(In NamedPolygon('L4-G ND-Polygon')) or(InN amedPolygon('L2-GN D_polygon')) or(InNa medPolygon('L3-GNI -Polygon')) - All	G I N D
Top_layer_Clearance	6	True	Clearance	Electrical	All - OnLayer('To Layer')	p Clearance = 0.125mm
Clearance	7	True	Clearance	Electrical	All - All	Clearance = 0.125mm

onsdag 12-jan-12.2022 12:27:38 PM Page 2 of 2