Jeffrey S. Vetter

Oak Ridge National Laboratory
One Bethel Valley Road
Oak Ridge, TN 37831-6173

vetter@computer.org
https://vetter.github.io
ORCID: 0000-0002-2449-6720
Phone: +1-720-239-2472

Contents

1 Biographical Narrative **2**

2 Professional Preparation **3**

3 Appointments **3**

4 Honors **4**

5 Publications **6**

6 Presentations **28**

7 Software Products **37**

8 Patents **37**

9 Professional Activities and Service **38**

10 Funding **43**

11 Teaching and Student Guidance **47**

12 Personal **48**

13 References **49**

Todo list

1 Biographical Narrative

Jeffrey S. Vetter, Ph.D., is a Corporate Fellow at Oak Ridge National Laboratory (ORNL), where he is currently the Section Head for Advanced Computer Systems Research (ACSR) and the founding director of the Experimental Computing Laboratory (ExCL). Previously, Vetter was the founding group leader of the Future Technologies Group in the Computer Science and Mathematics Division from 2003 until 2020. From 2006 through 2016, Vetter held a Joint position at Georgia Institute of Technology. At GT from 2009 to 2015, Vetter was the Principal Investigator of the NSF Track 2D Experimental Computing XSEDE Facility, named Keeneland, for large scale heterogeneous computing using graphics processors, and the Director of the NVIDIA CUDA Center of Excellence. From 2016 until 2020, Vetter held a joint appointment at the Electrical Engineering and Computer Science Department of the University of Tennessee-Knoxville.

Vetter earned his Ph.D. in Computer Science from the Georgia Institute of Technology. He joined ORNL in 2003, after stints as a computer scientist and project leader at Lawrence Livermore National Laboratory, and postdoctoral researcher at the University of Illinois at Urbana-Champaign. The coherent thread through his research is developing rich architectures and software systems that solve important, real-world high-performance computing problems. He has been investigating the effectiveness of radically diverse architectures, including deep memory hierarchies and heterogeneous processors such as GPUs, SoCs, and field-programmable gate arrays (FPGAs), for important mission applications; in fact, he helped to coin the term *Extreme Heterogeneity*. His recent books, entitled "Contemporary High Performance Computing: From Petascale toward Exascale (Vols. 1 – 3)," survey the international landscape of HPC.

Vetter is a Fellow of the IEEE and AAAS, and a Distinguished Scientist Member of the ACM. In 2018, Vetter was awarded the ORNL Director's Award for Outstanding Individual Accomplishment in Science and Technology. As part of an interdisciplinary team from Georgia Tech, NYU, and ORNL, Vetter was awarded the 2010 Gordon Bell Prize. In 2020, along with a large team from IBM and LLNL, Vetter received the SC20 Test of Time Award for the paper from SC02, entitled "An Overview of the Blue Gene/L Supercomputer." Also, his work has won awards at major venues: Best Paper Awards at the International Parallel and Distributed Processing Symposium (IPDPS), EuroPar, and the 2018 AsHES Workshop, Best Student Paper Finalist at SC14, Best Paper Finalist at the IEEE HPEC Conference, and Best Presentation at EASC 2015. In 2015, Vetter served as the Technical Program Chair of SC15 (SC15 Breaks Exhibits and Attendance Records While in Austin).

Vetter is a frequent presenter as a keynote, plenary, and invited speaker at conferences (e.g., SC, ISC, HPDC, PASC, SIAM PP), major international HPC organizations (e.g., RIKEN R-CCS, Swiss National Supercomputing Center, Barcelona Supercomputing Center, IBM TJ Watson Research Center, Argonne Training Program on Extreme-Scale Computing, Rocky Mountain Advanced Computing Consortium Symposium, Human Brain Project at EPFL, Schloss Dagstuhl, Julich Supercomputing Centre (JSC), Lawrence Berkeley National Laboratory, Argonne National Laboratory), universities (e.g., Tokyo Institute of Technology, Purdue, University of Texas at Austin, University of Illinois at Urbana Champaign, University of Michigan-Ann Arbor) and government organizations (e.g., NITRD Future Computing Community of Interest Meeting, DOE Centers of Excellence Performance Portability Meeting, DOE Extreme Heterogeneity Workshop).

Recent sponsors of his team's work include the Department of Energy Office of Science (SC), the Defense Advanced Research Projects Agency (DARPA), the Department of Defense, the National Science Foundation (NSF), and Oak Ridge National Laboratory. Currently, Vetter serves as a level 3 manager and software project PI in the DOE Exascale Computing Project (ECP), a PI for the Domain-Specific System on a Chip (DSSoC) program in the DAPRA Electronics Resurgence Initiative, the PI of the ASCR Sawtooth project to investigate solutions to challenges in emerging memory and storage systems, and Platform Readiness Thrust Lead in the DOE SciDAC RAPIDS Institute, in addition to other roles.

2 Professional Preparation

1. Postdoctoral Research Associate. University of Illinois, Urbana-Champaign. 1998-9.
2. Ph.D. in Computer Science. Georgia Institute of Technology. Atlanta. 1998.
3. M.S. in Computer Science. Georgia Institute of Technology. Atlanta. 1994.
4. B.S. in Electrical/Computer Engineering w/ Honors. Georgia Institute of Technology. Atlanta. 1989.

3 Appointments

1. Oak Ridge National Laboratory.
   (a) Section Head for Advanced Computing Research Systems. October 2020 - present.
   (b) Corporate Fellow. August 2020 - present.
   (c) Founding Director of Experimental Computing Laboratory (ExCL). 2004 - present.
   (d) Distinguished R&D Staff Member and Group Leader. November 2009 - August 2020.
   (e) Founding Group Leader of ORNL Future Technologies Group. 2004 - 2020.
   (f) Senior R&D Staff Member. November 2003 - November 2009
2. University of Tennessee - Knoxville, Department of Electrical Engineering and Computer Science.
   (a) Joint Professor. 2016 - 2020
3. Georgia Institute of Technology, College of Computing.
   (a) Joint Professor. 2006 - 2016.
   (b) Principal Investigator and Director, NVIDIA CUDA Center of Excellence. 2010 - 2016.
   (c) Principal Investigator and Project Director, NSF Keeneland Project. 2009 - 2015.
   (d) Adjunct Professor. May 2005 - October 2006.
4. Lawrence Livermore National Laboratory. Computer Scientist and Project Leader. 1999 - 2003.
5. Los Alamos National Laboratory. Graduate research intern. Summers of 1996, 1997.
6. Intel Corporation. Graduate research intern. Sept 1991 - Dec 1992, Summer 1993.
7. Hewlett Packard Corporation (now Agilent Technologies). Technical staff member. 1989 - 1991.
8. Georgia Institute of Technology, Undergraduate research assistant. Experiment control system for analysis of CCD semiconductor materials. University semesters during 1987-1989.

4 Honors

1. Institute of Electrical and Electronic Engineers (IEEE)
   - **Senior** member, 2012.
   - **Fellow**, 2016.
2. Association of Computing Machinery (ACM)
   - **Distinguished Scientist** member, 2012.
3. American Association for the Advancement of Science (AAAS)
   - **Fellow**, 2020.
4. ORNL/UT-Battelle **Director's Award for Outstanding Individual Accomplishment in Science and Technology**, 2018. [link]
5. ORNL/UT-Battelle Award for **Distinguished Researcher** (1 of 2), 2018. [link]
6. **SC20 Test of Time Award**: N. Adiga, G. Almasi et al (2002). "**An Overview of the BlueGene/L Supercomputer**." 2002 ACM/IEEE Conference on Supercomputing. [link]
7. **ACM/IEEE Gordon Bell Prize**: A. Rahimian, I. Lashuk, S. Veerapaneni, A. Chandramowlishwaran, D. Malhotra, L. Moon, R. Sampath, A. Shringarpure, J. Vetter, R. Vuduc, D. Zorin and G. Biros. "**Petascale Direct Numerical Simulation of Blood Flow on 200K Cores and Heterogeneous Architectures**." 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis (SC10).
8. **Best Paper**: P. Valero-Lara, S. Lee, M. Gonzalez-Tallada, J. Denny, and J. S. Vetter, (2022, November). **KokkACC: Enhancing Kokkos with OpenACC**. In 2022 Workshop on Accelerator Programming Using Directives (WACCPD) (pp. 32-42). (Co-located with SC22, Dallas) [link]
9. **Best Paper**: George Papadimitriou, Cong Wang, Karan Vahi, Rafael Ferreira da Silva, Anirban Mandal, Zhengchun Liu, Rajiv Mayani, Mats Rynge, Mariam Kiran, Vickie E. Lynch, Rajkumar Kettimuthu, Ewa Deelman, Jeffrey S. Vetter, Ian Foster. "**End-to-end online performance data capture and analysis for scientific workflows**," Future Generation Computer Systems, 117:387-400, 2021. [link]
10. **Best Paper**: S. Markidis, S. Wei Der Chien, E. Laure, I.B. Peng, and J.S. Vetter. "**NVIDIA Tensor Core Programmability, Performance & Precision**," Proc. Eighth International Workshop on Accelerators and Hybrid Exascale Systems (AsHES) 2018.
11. **Best Student Paper Finalist**: L. Yu, D. Li, S. Mittal, J.S. Vetter. "**Quantitatively Modeling Application Resiliency with the Data Vulnerability Factor**," in SC14: ACM/IEEE International Conference for High Performance Computing, Networking, Storage, and Analysis. New Orleans, LA, 2014
12. **Best Paper Finalist**: M.E. Belviranli, S. Lee, and J.S. Vetter. "**Designing Algorithms for the EMU Migrating-threads-based Architecture**," in IEEE HPEC, 2018.
13. **Award Paper**: S.R. Alam and J.S. Vetter. "**Hierarchical Model Validation of Symbolic Performance Models of Scientific Applications**," Proc. Euro-Par 2006.
14. **Award Paper**: J.S. Vetter and F. Mueller. "**Communication Characteristics of Large-Scale Scientific Applications for Contemporary Cluster Architectures**." 2002 International Parallel and Distributed Processing Symp. (IPDPS).

15. **Best Presentation Award**: Exascale Applications and Software Conference (EASC) for "Exploring Emerging Technologies in the Extreme Scale HPC Co-Design Space with Holistic Performance Modeling," 2015.

16. **Most Distinguished Software**: ORNL Computer Science and Mathematics Division Award for Scalable Heterogeneous Computing Benchmark suite, 2013.

17. NASA Graduate Research Fellowship, 1993-7.

18. LLNL Computation Directorate Award for ASCI PSE milestone contributions, 2001.

19. LLNL Computation Directorate Award for technical contributions on ASCI Purple and BlueGene/L procurement, 2002.

20. LLNL Computation Directorate Award for ASCI performance modeling and analysis contributions, 2003.

5 Publications

Live citations are available at Google Scholar.

5.1 Books

1. J. S. Vetter, editor. *Contemporary High Performance Computing: From Petascale Toward Exascale*, volume 3 of *CRC Computational Science Series*. Taylor and Francis, Boca Raton, 1 edition, 2018

2. J. S. Vetter, editor. *Contemporary High Performance Computing: From Petascale Toward Exascale*, volume 2. Taylor and Francis, Boca Raton, 1 edition, 2015a

3. J. S. Vetter, editor. *Contemporary High Performance Computing: From Petascale Toward Exascale*, volume 1 of *CRC Computational Science Series*. Taylor and Francis, Boca Raton, 1 edition, 2013a

5.2 Book Chapter

1. J. S. Vetter. Terascale to petascale: The past 17 years in high performance computing. In *Contemporary High Performance Computing*, volume 2 of *Chapman & Hall/CRC Computational Science*, pages 1–5. Taylor and Francis, Boca Raton, 1 edition, 2015b. doi:doi:10.1201/b18256-2

2. J. S. Vetter, S. Lee, D. Li, G. Marin, C. McCurdy, J. Meredith, P. C. Roth, and K. Spafford. Quantifying architectural requirements of contemporary extreme-scale scientific applications. In Stephen A. Jarvis, Steven A. Wright, and Simon D. Hammond, editors, *High Performance Computing Systems. Performance Modeling, Benchmarking and Simulation: 4th International Workshop, PMBS 2013, Denver, CO, USA, November 18, 2013. Revised Selected Papers*, pages 3–24. Springer International Publishing, Cham, 2014. doi:10.1007/978-3-319-10214-6_1

3. J. S. Vetter, R. Glassbrook, K. Schwan, S. Yalamanchili, M. Horton, A. Gavrilovska, M. Slawinska, J. Dongarra, J. Meredith, P. C. Roth, K. Spafford, S. Tomov, and J. Wynkoop. Keeneland: Computational science using heterogeneous GPU computing. In Jeffrey S. Vetter, editor, *Contemporary High Performance Computing: From Petascale Toward Exascale*, volume 1 of *CRC Computational Science Series*, page 730. Taylor and Francis, Boca Raton, 1 edition, 2013a

4. J. S. Vetter. Contemporary high performance computing: an introduction. In Jeffrey S. Vetter, editor, *Contemporary High Performance Computing: From Petascale Toward Exascale*, volume 1 of *CRC Computational Science Series*, page 730. Taylor and Francis, Boca Raton, 1 edition, 2013b

5. J. S. Vetter, V. Tipparaju, W. Yu, and P. C. Roth. HPC interconnection networks: The key to exascale computing. In *Advances in Parallel Computing: High Speed and Large Scale Scientific Computing*, volume 18, pages 95–106. 2009

6. J. Dongarra, R. Graybill, W. Harrod, R. Lucas, E. Lusk, P. Luszczek, J. McMahon, A. Snavely, J. Vetter, K. Yelick, S. Alam, R. Campbell, L. Carrington, T.-Y. Chen, O. Khalili, J. Meredith, and M. Tikir. DARPA's HPCS program: History, models, tools, languages. In V. Zelkowitz Marvin, editor, *Advances in Computers*, volume Volume 72, pages 1–100. Elsevier, 2008. doi:10.1016/s0065-2458(08)00001-6

7. N. Bhatia and J. S. Vetter. Virtual cluster management with xen. In *Euro-Par 2007 Workshops: Parallel Processing*, volume 4854/2008 of *Lecture Notes in Computer Science*, pages 185–194. Springer, Berlin / Heidelberg, 2007

8. L. Derose, M. Pantano, J. S. Vetter, and D. A. Reed. Performance issues in parallel processing systems. In Gunter Haring, Christoph Lindemann, and Martin Reiser, editors, *Performance Evaluation - Origins and Directions*, page 527. Springer-Verlag, 2000

9. G. Eisenhauer, W. Gu, T. Kindler, K. Schwan, D. Silva, and J. S. Vetter. Opportunities and tools for highly interactive distributed and parallel computing. In Margaret Simmons, Ann Hayes, Jeffrey Brown, and Dan Reed, editors, *Debugging and Performance Tuning for Parallel Computing Systems*, pages 245–77. IEEE Computer Society Press, 1996

5.3 Journal Article

1. J. S. Vetter, P. Date, F. Fahim, S. R. Kulkarni, P. Maksymovych, A. A. Talin, M. G. Tallada, P. Vannaiampikul, A. R. Young, D. Brooks, Y. Cao, W. Gu-Yeon, S. K. Lim, F. Liu, M. Marinella, B. Sumpter, and N. R. Miniskar. Abisko: Deep codesign of an architecture for spiking neural networks using novel neuromorphic materials. *The International Journal of High Performance Computing Applications*, 0 (0), 2023. doi:10.1177/10943420231178537

2. P. Date, S. Kulkarni, A. Young, C. Schuman, T. Potok, and J. Vetter. Encoding integers and rationals on neuromorphic computers using virtual neuron. *Scientific Reports*, 13(1):10975, 2023

3. L. Toledo, P. Valero-Lara, J. S. Vetter, and A. J. Peña. Towards enhancing coding productivity for GPU programming using static graphs. *Electronics*, 11(9):1307, 2022. doi:ARTN 1307 10.3390/electronics11091307

4. S. Matsuoka, J. Domke, M. Wahib, A. Drozd, A. A. Chien, R. Bair, J. S. Vetter, and J. Shalf. Preparing for the future - rethinking proxy applications. *Computing in Science & Engineering*, 24(2):85–90, 2022. doi:10.1109/MCSE.2022.3153105

5. S. Kulkarni, A. Young, C. Schuman, T. Potok, and J. Vetter. Encoding integers and rationals on neuromorphic computers using virtual neuron. *arXiv preprint arXiv:2208.07468*, 2022

6. K. Asifuzzaman, N. R. Miniskar, A. R. Young, F. Liu, and J. S. Vetter. A survey on processing-in-memory techniques: Advances and challenges. *Memories-Materials, Devices, Circuits and Systems*, page 100022, 2022

7. G. Papadimitriou, C. Wang, K. Vahi, R. F.d. Silva, A. Mandal, Z. Liu, R. Mayani, M. Rynge, M. Kiran, V. E. Lynch, R. Kettimuthu, E. Deelman, J. S. Vetter, and I. T. Foster. End-to-end online performance data capture and analysis for scientific workflows. *Future Gener. Comput. Syst.*, 117:387–400, 2021. doi:10.1016/j.future.2020.11.024

8. J. Lambert, S. Lee, J. S. Vetter, and A. D. Malony. Optimization with the openACC-to-FPGA framework on the arria 10 and stratix 10 FPGAs. *Parallel Comput.*, 104-105:102784, 2021. doi:10.1016/j.parco.2021.102784

9. G. J. Herschlag, S. Lee, J. S. Vetter, and A. Randles. Analysis of GPU data access patterns on complex geometries for the D3Q19 lattice boltzmann algorithm. *IEEE Trans. Parallel Distributed Syst.*, 32(10): 2400–2414, 2021. doi:10.1109/TPDS.2021.3061895

10. R. Tsunashima, R. Kobayashi, N. Fujita, T. Boku, S. Lee, J. S. Vetter, H. Murai, M. Nakao, and M. Sato. OpenACC unified programming environment for GPU and FPGA multi-hybrid acceleration. *Miguel Areias Inês Dutra Ricardo Rocha (Eds.)*, page 114, 2020

11. S. Lee, J. Gounley, A. Randles, and J. S. Vetter. Performance portability study for massively parallel computational fluid dynamics application on scalable heterogeneous architectures. *Journal of Parallel and Distributed Computing*, 129:1–13, 2019. doi:https://doi.org/10.1016/j.jpdc.2019.02.005

12. J. Kim and J. S. Vetter. Implementing efficient data compression and encryption in a persistent key-value store for HPC. *The International Journal of High Performance Computing Applications*, 33(6): 1098–1112, 2019. doi:10.1177/1094342019847264

13. S. W. D. Chien, S. Markidis, V. Olshevsky, Y. Bulatov, E. Laure, and J. S. Vetter. Tensorflow doing HPC. *CoRR*, abs/1903.04364, 2019

14. M. Umar, S. V. Moore, J. S. Meredith, J. S. Vetter, and K. W. Cameron. Aspen-based performance and energy modeling frameworks. *Journal of Parallel and Distributed Computing*, 120:222–236, 2018a. doi:10.1016/j.jpdc.2017.11.005

15. I. B. Peng, R. Gioiosa, G. Kestor, J. S. Vetter, P. Cicotti, E. Laure, and S. Markidis. Characterizing the performance benefit of hybrid memory system for HPC applications. *Parallel Computing*, 76:57–69, 2018a. doi:https://doi.org/10.1016/j.parco.2018.04.007

16. J. S. Vetter, E. P. DeBenedictis, and T. M. Conte. Architectures for the post-moore era. *IEEE Micro*, 37(4):6–8, 2017a

17. M. Umar, S. V. Moore, J. S. Meredith, J. S. Vetter, and K. W. Cameron. Aspen-based performance and energy modeling frameworks. *Journal of Parallel and Distributed Computing*, 2017. doi:10.1016/j.jpdc.2017.11.005

18. S. Mittal, R. Wang, and J. S. Vetter. DESTINY: A comprehensive tool with 3D and multi-level cell memory modeling capability. *Journal of Low Power Electronics and Applications*, 7(3):23–35, 2017a

19. E. Deelman, C. Carothers, A. Mandal, B. Tierney, J. S. Vetter, I. Baldin, C. Castillo, G. Juve, D. Krol, V. Lynch, B. Mayer, J. Meredith, T. Proffen, P. Ruth, and R. F. da Silva. PANORAMA: An approach to performance modeling and diagnosis of extreme-scale workflows. *International Journal of High Performance Computing Applications*, 31(1):4–18, 2017a. doi:10.1177/1094342015594515

20. E. Deelman, T. Peterka, I. Altintas, C. D. Carothers, K. K.v. Dam, K. Moreland, M. Parashar, L. Ramakrishnan, M. Taufer, and J. Vetter. The future of scientific workflows. *The International Journal of High Performance Computing Applications*, 0(0):1094342017704893, 2017b. doi:10.1177/1094342017704893

21. S. Mittal and J. Vetter. A technique for improving lifetime of non-volatile caches using write-minimization. *Journal of Low Power Electronics and Applications*, 6(1):1, 2016a

22. S. Mittal and J. S. Vetter. A survey of software techniques for using non-volatile memories for storage and main memory systems. *IEEE Transactions on Parallel and Distributed Systems*, 27(5):1537–1550, 2016b. doi:10.1109/TPDS.2015.2442980

23. S. Mittal and J. S. Vetter. A survey of techniques for modeling and improving reliability of computing systems. *IEEE Transactions on Parallel and Distributed Systems*, 27(4):1226–1238, 2016c. doi:10.1109/Tpds.2015.2426179

24. S. Mittal and J. S. Vetter. A survey of techniques for architecting DRAM caches. *IEEE Transactions on Parallel and Distributed Systems*, 27(6):1852–1863, 2016d. doi:10.1109/Tpds.2015.2461155

25. S. Mittal and J. S. Vetter. A survey of architectural approaches for data compression in cache and main memory systems. *IEEE Transactions on Parallel and Distributed Systems*, 27(5):1524–1536, 2016e. doi:10.1109/Tpds.2015.2435788

26. S. Mittal and J. S. Vetter. Equalwrites: Reducing intra-set write variations for enhancing lifetime of non-volatile caches. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 24(1): 103–114, 2016f. doi:10.1109/Tvlsi.2015.2389113

27. S. Mittal, J. S. Vetter, and L. Jiang. Addressing read-disturbance issue in STT-RAM by data compression and selective duplication. *IEEE Computer Architecture Letters*, 2016

28. J. S. Vetter and S. Mittal. Opportunities for nonvolatile memory systems in extreme-scale high performance computing. *Computing in Science and Engineering*, 17(2):73–82, 2015. doi:10.1109/mcse.2015.4

29. K. L. Spafford and J. S. Vetter. Automated design space exploration with aspen. *Scientific Programming*, 2015:10, 2015. doi:10.1155/2015/157305

30. A. Sabne, P. Sakdhnagool, S. Lee, and J. S. Vetter. Understanding portability of a high-level programming model on contemporary heterogeneous architectures. *Micro, IEEE*, 35(4):48–58, 2015. doi:10.1109/MM.2015.73

31. S. Mittal and J. Vetter. A survey of architectural approaches for data compression in cache and main memory systems. *IEEE Transactions on Parallel and Distributed Systems (TPDS)*, 27(5):1524–1536, 2015a. doi:10.1109/tpds.2015.2435788

32. S. Mittal, J. S. Vetter, and D. Li. A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. *IEEE Transactions on Parallel and Distributed Systems (TPDS)*, 26 (6):1524–1537, 2015. doi:10.1109/tpds.2014.2324563

33. S. Mittal and J. S. Vetter. A survey of methods for analyzing and improving GPU energy efficiency. *ACM Computing Surveys*, 47(2):19:23, 2015b. doi:10.1145/2636342

34. S. Mittal and J. S. Vetter. A survey of CPU-GPU heterogeneous computing techniques. *ACM Computing Surveys*, 47(4):1–35, 2015c. doi:10.1145/2788396

35. S. Mittal and J. Vetter. A survey of techniques for modeling and improving reliability of computing systems. *IEEE Transactions on Parallel and Distributed Systems (TPDS)*, 27(4):1226–1238, 2015d. doi:10.1109/tpds.2015.2426179

36. S. Mittal and J. S. Vetter. Equalwrites: Reducing intra-set write variations for enhancing lifetime of non-volatile caches. *IEEE Transactions on VLSI Systems*, 24(1):103–114, 2015e. doi:10.1109/tvlsi.2015.2389113

37. S. Mittal and J. S. Vetter. AYUSH: A technique for extending lifetime of SRAM-NVM hybrid caches. *IEEE Computer Architecture Letters (CAL)*, 14(2):115–118, 2015f. doi:10.1109/lca.2014.2355193

38. E. Deelman, C. Carothers, A. Mandal, B. Tierney, J. S. Vetter, I. Baldin, C. Castillo, G. Juve, D. Krol, V. Lynch, B. Mayer, J. Meredith, T. Proffen, P. Ruth, and R. Ferreira da Silva. PANORAMA: An approach to performance modeling and diagnosis of extreme-scale workflows. *International Journal of High Performance Computing Applications*, 2015. doi:10.1177/1094342015594515

39. L. Yu, D. Li, S. Mittal, and J. S. Vetter. Quantitatively modeling application resiliency with the data vulnerability factor. *ACM/IEEE International Conference for High Performance Computing, Networking, Storage, and Analysis (SC)*, 2014. doi:10.1109/SC.2014.62

40. Y. Tian, C. Xu, W. Yu, J. Vetter, S. Klasky, H. Liu, and S. Biaz. neCODEC: nearline data compression for scientific applications. *Cluster Computing*, pages 1–12, 2013. doi:10.1007/s10586-013-0265-8

41. K. Spafford, J. S. Vetter, T. Benson, and M. Parker. Modeling synthetic aperture radar computation with aspen. *International Journal of High Performance Computing Applications*, 27(3):255–262, 2013. doi:10.1177/1094342013488262

42. A. Danalis, P. Luszczek, G. Marin, J. S. Vetter, and J. Dongarra. Blackjackbench: Portable hardware characterization with automated results' analysis. *The Computer Journal*, 2013

43. W. Yu, X. Que, V. Tipparaju, and J. S. Vetter. HiCOO: Hierarchical cooperation for scalable communication in global address space programming models on cray XT systems. *Journal of Parallel and Distributed Computing*, 2012. doi:10.1016/j.jpdc.2012.01.022

44. V. Tipparaju, E. Apra, W. Yu, X. Que, and J. Vetter. Runtime techniques to enable a highly-scalable global address space model for petascale computing. *International Journal of Parallel Programming*, 40(6):1–23, 2012. doi:10.1007/s10766-012-0214-9

45. A. Danalis, P. Luszczek, J. Dongarra, G. Marin, and J. S. Vetter. Blackjackbench: Portable hardware characterization. *SIGMETRICS Performance Evaluation Review*, 40(2), 2012a

46. J. S. Vetter, R. Glassbrook, J. Dongarra, K. Schwan, B. Loftis, S. McNally, J. Meredith, J. Rogers, P. Roth, K. Spafford, and S. Yalamanchili. Keeneland: Bringing heterogeneous GPU computing to the computational science community. *IEEE Computing in Science and Engineering*, 13(5):90–95, 2011. doi:10.1109/MCSE.2011.83

47. J. S. Meredith, P. C. Roth, K. L. Spafford, and J. S. Vetter. Performance implications of nonuniform device topologies in scalable heterogeneous architectures. *IEEE Micro*, 31(5):66–75, 2011. doi:10.1109/MM.2011.79

48. J. Dongarra, P. Beckman, T. Moore, P. Aerts, G. Aloisio, J.-C. Andre, D. Barkai, J.-Y. Berthou, T. Boku, B. Braunschweig, F. Cappello, B. Chapman, C. Xuebin, A. Choudhary, S. Dosanjh, T. Dunning, S. Fiore, A. Geist, B. Gropp, R. Harrison, M. Hereld, M. Heroux, A. Hoisie, K. Hotta, J. Zhong, Y. Ishikawa, F. Johnson, S. Kale, R. Kenway, D. Keyes, B. Kramer, J. Labarta, A. Lichnewsky, T. Lippert, B. Lucas, B. Maccabe, S. Matsuoka, P. Messina, P. Michielse, B. Mohr, M. S. Mueller, W. E. Nagel, H. Nakashima, M. E. Papka, D. Reed, M. Sato, E. Seidel, J. Shalf, D. Skinner, M. Snir, T. Sterling, R. Stevens, F. Streitz, B. Sugar, S. Sumimoto, W. Tang, J. Taylor, R. Thakur, A. Trefethen, M. Valero, A. van der Steen, J. Vetter, P. Williams, R. Wisniewski, and K. Yelick. The international exascale software project roadmap. *International Journal of High Performance Computing Applications*, 25(1): 3–60, 2011. doi:10.1177/1094342010391989

49. K. F. Alvin, B. W. Barrett, R. B. Brightwell, S. S. Dosanjh, A. Geist, K. S. Hemmert, M. A. Heroux, D. Kothe, R. C. Murphy, J. Nichols, R. A. Oldfield, A. F. Rodrigues, and J. S. Vetter. On the path to exascale. *International Journal of Distributed Systems and Technologies (IJDST)*, 1(2):1–22, 2010

50. B. de Supinski, S. Alam, D. Bailey, L. Carrington, C. Daley, A. Dubey, T. Gamblin, D. Gunter, P. Hovland, H. Jagode, K. Karavanic, G. Marin, J. Mellor-Crummey, S. Moore, B. Norris, L. Oliker, C. Olschanowsky, P. Roth, M. Schulz, S. Shende, A. Snavely, W. Spear, M. Tikir, J. S. Vetter, P. Worley, and N. Wright. Modeling the office of science ten year facilities plan: The PERI architecture tiger team. *Journal of Physics: Conference Series (Proceedings of SciDAC 2009, San Diego, CA, July 14-18, 2009)*, 2009

51. J. S. Meredith, G. Alvarez, T. A. Maier, T. C. Schulthess, and J. S. Vetter. Accuracy and performance of graphics processors: A quantum monte carlo application case study. *Parallel Comput.*, 35(3):151–163, 2009. doi:10.1016/j.parco.2008.12.004

52. S. R. Alam, P. K. Agarwal, and J. S. Vetter. Performance characteristics of biomolecular simulations on high-end systems with multi-core processors. *PARALLEL COMPUTING*, 34(11):640–651, 2008a. doi:10.1016/j.parco.2008.05.003

53. S. R. Alam, R. F. Barrett, M. R. Fahey, J. A. Kuehn, O. E. Bronson Messer, R. T. Mills, P. C. Roth, J. S. Vetter, and P. H. Worley. An evaluation of the oak ridge national laboratory cray XT3. *International Journal of High Performance Computing Applications*, 22(1):52–80, 2008b. doi:10.1177/1094342007085019

54. B. Mohr, L. DeRose, and J. S. Vetter. A framework for performance analysis of co-array fortran. *Concurrency and Computation: Practice and Experience*, 19(17):2207–2218, 2007

55. E. Grobelny, D. Bueno, I. Troxel, A. D. George, and J. S. Vetter. FASE: A framework for scalable performance prediction of HPC systems and applications. *SIMULATION*, 83(10):721–745, 2007. doi:10.1177/0037549707084939

56. D. H. Bailey, R. Lucas, P. Hovland, B. Norris, K. Yelick, D. Gunter, B.d. Supinski, D. Quinlan, P. Worley, J. Vetter, P. Roth, J. Mellor-Crummey, A. Snavely, J. Hollingsworth, D. Reed, R. Fowler, Y. Zhang, M. Hall, J. Chame, J. Dongarra, and S. Moore. Performance engineering: Understanding and improving the performance of large-scale codes. *Cyberinfrastructure Technology Watch Quarterly*, 3(4):55–62, 2007

57. S. R. Alam, P. K. Agarwal, M. C. Smith, J. S. Vetter, and D. Caliga. Using FPGA devices to accelerate biomolecular simulations. *IEEE Computer*, 40(2):66–73, 2007a. doi:Doi 10.1109/Mc.2007.108

58. H. Ong, J. Vetter, R. S. Studham, C. McCurdy, B. Walker, and A. Cox. Kernel-level single system image for petascale computing. *ACM SIGOPS Operating Systems Review*, 40(2):50–54, 2006. doi:10.1145/1131322.1131335

59. R. Fatoohi, K. Kardys, S. Koshy, S. Sivaramakrishnan, and J. S. Vetter. Performance evaluation of high-speed interconnects using dense communication patterns. *Parallel Comput.*, 32(11-12):794–807, 2006. doi:10.1016/j.parco.2006.09.007

60. S. R. Alam, N. Bhatia, and J. S. Vetter. Symbolic performance modeling of HPCS applications. *Cyberinfrastructure Technology Watch*, 2(4B), 2006a

61. J. S. Vetter, B. R. de Supinski, J. May, L. Kissel, and S. Vaidya. Evaluating high performance computers. *Concurrency and Computation: Practice and Experience*, 17(10):1239–1270, 2005a. doi:10.1002/cpe.892

62. Jr. T. H. Dunigan, J. S. Vetter, III J. B. White, and P. H. Worley. Performance evaluation of the cray X1 distributed shared memory architecture. *IEEE Micro*, 25(1):30–40, 2005a

63. J. S. Vetter and F. Mueller. Communication characteristics of large-scale scientific applications for contemporary cluster architectures. *Journal of Parallel and Distributed Computing*, 63(9):853–865, 2003

64. J. S. Vetter and D. A. Reed. Real-time performance monitoring, adaptive control and interactive steering of computational grids. *International Journal of High Performance Computing Applications*, 14(4):357–366, 2000

65. J. S. Vetter and K. Schwan. Techniques for high-performance computational steering. *IEEE Concurrency*, 7(4):63–74, 1999

66. W. Gu, G. Eisenhauer, K. Schwan, and J. S. Vetter. Falcon: On-line monitoring and steering of parallel programs. *Concurrency: Practice and Experience*, 10(9):699–736, 1998

67. J. S. Vetter. Computational steering annotated bibliography. *SIGPLAN Notices*, 32(6):40–44, 1997

68. B. Schroeder, G. Eisenhauer, K. Schwan, J. Heiner, P. Highnam, V. Martin, and J. S. Vetter. From interactive applications to distributed laboratories. *IEEE Concurrency*, 6(2):78–90, 1997a

69. B. Schroeder, G. Eisenhauer, K. Schwan, J. Heiner, V. Martin, S. Szou, J. Vetter, R. Wang, F. Alyea, B. Ribarsky, and M. Trauner. Framework for collaborative steering of scientific applications. *Science Information Systems Newsletter*, IV(40):19–23, 1997b

70. W. Gu, J. S. Vetter, and K. Schwan. An annotated bibliography of interactive program steering. *SIGPLAN Notices*, 29(9):140–8, 1994

5.4 Peer-Reviewed Conference and Workshop Papers

1. P. Valero-Lara and J. S. Vetter. A multiGPU performance-portable solution for array programming based on kokkos. In *Proceedings of the 9th ACM SIGPLAN International Workshop on Libraries, Languages and Compilers for Array Programming*, pages 1–12, 2023

2. N. R. Miniskar, P. Vanna-Iampikul, A. Young, S. K. Lim, F. Liu, J. Yoo, C. Mills, N. Tran, F. Fahim, and J. S. Vetter. A 3D implementation of convolutional neural network for fast inference. In *2023 IEEE International Symposium on Circuits and Systems (ISCAS)*, pages 1–5, 2023. doi:10.1109/ISCAS46773.2023.10181622

3. Z. Jin and J. Vetter. Understanding portability of automotive workload: A case study with the points-to-image kernel in SYCL on heterogeneous computing platforms. In *Proceedings of the 15th Workshop on General Purpose Processing Using GPU*, pages 14–20, 2023a

4. Z. Jin and J. S. Vetter. A benchmark suite for improving performance portability of the SYCL programming model. In *2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*, pages 325–327. IEEE, 2023b

5. P. Valero-Lara, C. Greenwalt, and J. S. Vetter. SparseLU, A novel algorithm and math library for sparse LU factorization. In *2022 IEEE/ACM Workshop on Irregular Applications: Architectures and Algorithms (IA3)*, pages 25–31. IEEE, 2022a

6. P. Valero-Lara, J. Kim, O. Hernandez, and J. Vetter. OpenMP target task: Tasking and target offloading on heterogeneous systems. In *European Conference on Parallel Processing*, pages 445–455. Springer, Cham, 2022b

7. P. Valero-Lara, S. Lee, M. Gonzalez-Tallada, J. Denny, and J. S. Vetter. KokkACC: Enhancing kokkos with openACC. In *2022 Workshop on Accelerator Programming Using Directives (WACCPD)*, pages 32–42. IEEE, 2022c

8. D. F. Puleri, S. Roychowdhury, P. Balogh, J. Gounley, E. W. Draeger, J. Ames, A. Adebiyi, S. Chidyagwai, B. Hernández, S. Lee, S. V. Moore, J. S. Vetter, and A. Randles. High performance adaptive physics refinement to enable large-scale tracking of cancer cell trajectory. In *2022 IEEE International Conference on Cluster Computing (CLUSTER)*, pages 230–242, 2022. doi:10.1109/CLUSTER51413.2022.00036

9. M. A. H. Monil, S. Lee, J. S. Vetter, and A. D. Malony. MAPredict: Static analysis driven memory access prediction framework for modern CPUs. In *International Conference on High Performance Computing*, pages 233–255. Springer, Cham, 2022a

10. M. A. H. Monil, N. R. Miniskar, F. Y. Liu, J. S. Vetter, and P. Valero-Lara. LaRIS: Targeting portability and productivity for LAPACK codes on extreme heterogeneous systems by using IRIS. In *2022 IEEE/ACM Redefining Scalability for Diversely Heterogeneous Architectures Workshop (RSDHA)*, pages 12–21. IEEE, 2022b

11. N. R. Miniskar, M. A. H. Monil, P. Valero-Lara, F. Liu, and J. S. Vetter. Iris-blas: Towards a performance portable and heterogeneous blas library. In *2022 IEEE 29th International Conference on High Performance Computing, Data, and Analytics (HiPC)*, pages 256–261. IEEE, 2022

12. J. Lambert, M. A. H. Monil, S. Lee, A. D. Malony, and J. S. Vetter. Leveraging compiler-based translation to evaluate a diversity of exascale platforms. In *2022 IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC)*, pages 14–25. IEEE, 2022

13. Z. Jin and J. S. Vetter. Understanding performance portability of bioinformatics applications in sycl on an nvidia gpu. In *2022 IEEE International Conference on Bioinformatics and Biomedicine (BIBM)*, pages 2190–2195. IEEE, 2022a

14. Z. Jin and J. S. Vetter. Performance portability study of epistasis detection using SYCL on NVIDIA GPU. In *Proceedings of the 13th ACM International Conference on Bioinformatics, Computational Biology and Health Informatics*, pages 1–8, 2022b

15. Z. Jin and J. S. Vetter. Integer sum reduction with openMP on an AMD MI100 GPU. In *2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)*, pages 496–499. IEEE, 2022c

16. Z. Jin and J. S. Vetter. Evaluating unified memory performance in HIP. In *2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)*, pages 562–568. IEEE, 2022d

17. P. Date, S. Kulkarni, A. Young, C. Schuman, T. Potok, and J. S. Vetter. Virtual neuron: A neuromorphic approach for encoding numbers. In *2022 IEEE International Conference on Rebooting Computing (ICRC)*, pages 100–105. IEEE, 2022

18. A. M. Cabrera, A. R. Young, and J. S. Vetter. Design and analysis of CXL performance models for tightly-coupled heterogeneous computing. In *Proceedings of the 1st International Workshop on Extreme Heterogeneity Solutions*, pages 1–6, 2022

19. Y. Xu, M. E. Belviranli, X. Shen, and J. Vetter. PCCS: Processor-centric contention-aware slowdown model for heterogeneous system-on-chips. In *MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture*, pages 1282–1295, 2021

20. L. Toledo, P. Valero-Lara, J. Vetter, and A. J. Pena. Static graphs for coding productivity in openACC. In *2021 IEEE 28th International Conference on High Performance Computing, Data, and Analytics (HiPC)*, pages 364–369. IEEE, 2021

21. N. R. Miniskar, F. Liu, and J. S. Vetter. A memory efficient lock-free circular queue. In *IEEE International Symposium on Circuits and Systems (ISCAS 2021)*, pages 1–5, 2021a. doi:10.1109/ISCAS51556.2021.9401239

22. N. R. Miniskar, F. Liu, A. R. Young, D. Chakraborty, and J. S. Vetter. A hierarchical task scheduler for heterogeneous computing. In *36th International Conference on High Performance Computing (ISC High Performance 2021)*, pages 57–76. Springer, Cham, 2021b

23. J. Kim, S. Lee, B. Johnston, and J. S. Vetter. IRIS: A portable runtime system exploiting multiple heterogeneous programming systems. In *IEEE High Performance Extreme Computing Conference (HPEC)*, 2021. doi:10.1109/HPEC49654.2021.9622873

24. Z. Jin and J. Vetter. Evaluating the performance of integer sum reduction in SYCL on GPUs. In *50th International Conference on Parallel Processing Workshop*, pages 1–8, 2021a

25. Z. Jin and J. S. Vetter. Evaluating the performance of integer sum reduction on an intel GPU. In *APDCM: Advances in Parallel and Distributed Computational Models Workshop*, pages 652–655, 2021b. doi:10.1109/IPDPSW52791.2021.00099

26. Z. Jin and J. S. Vetter. Evaluating CUDA portability with HIPCL and DPCT. In *HIPS: High-level Parallel Programming Models and Supportive Environments Workshop*, pages 371–376, 2021c. doi:10.1109/IPDPSW52791.2021.00065

27. V. Clement and J. S. Vetter. Flacc: Towards openACC support for fortran in the LLVM ecosystem. In *Seventh Workshop on the LLVM Compiler Infrastructure in HPC*, SC21: St Louis, 2021

28. D. Chakraborty and J. S. Vetter. A hierarchical task scheduler for heterogeneous computing. In *High Performance Computing: 36th International Conference, ISC High Performance 2021, Virtual Event, June 24–July 2, 2021, Proceedings*, volume 12728, page 57. Springer Nature, 2021

29. A. Cabrera, S. Hitefield, J. Kim, S. Lee, N. R. Miniskar, and J. S. Vetter. Toward performance portable programming for heterogeneous systems on a chip: A case study with qualcomm snapdragon soc. In *IEEE High Performance Extreme Computing Conference (HPEC)*, pages 1–7. IEEE, 2021a. doi:10.1109/HPEC49654.2021.9622794

30. A. M. Cabrera, A. R. Young, J. Lambert, Z. Xiao, A. An, S. Lee, Z. Jin, J. Kim, J. Buhler, R. D. Chamberlain, and J. S. Vetter. Toward evaluating high-level synthesis portability and performance between intel and xilinx FPGAs. In *IWOCL 21: International Workshop on OpenCL*, pages 7:1–7:9, 2021b. doi:10.1145/3456669.3456699

31. T. Blaise, S. Lee, J. Vetter, and H. Kim. Bringing opencl to commodity risc-v cpus. In *2021 Workshop on RISC-V for Computer Architecture Research (CARRV)*, 2021

32. M. A. H. Monil, S. Lee, J. S. Vetter, and A. D. Malony. Understanding the impact of memory access patterns in intel processors. In *IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC@SC 2020)*, pages 52–61, 2020a. doi:10.1109/MCHPC51950.2020.00012

33. M. A. H. Monil, M. E. Belviranli, S. Lee, J. S. Vetter, and A. D. Malony. MEPHESTO: Modeling energy-performance in heterogeneous socs and their trade-offs. In *PACT 20: International Conference on Parallel Architectures and Compilation Techniques*, pages 413–425, 2020b. doi:10.1145/3410463.3414671

34. F. Liu, N. R. Miniskar, D. Chakraborty, and J. S. Vetter. Deffe: A data-efficient framework for performance characterization in domain-specific computing. In *ACM International Conference on Computing Frontiers (CF '20)*, Catania, Italy, 2020a

35. F. Liu, N. R. Miniskar, D. Chakraborty, and J. S. Vetter. Deffe: a data-efficient framework for performance characterization in domain-specific computing. In *Proceedings of the 17th ACM International Conference on Computing Frontiers*, page 182–191, Catania, Sicily, Italy, 2020b. Association for Computing Machinery. doi:10.1145/3387902.3392633

36. J. Lambert, S. Lee, J. S. Vetter, and A. Malony. In-depth optimization with the openACC-to-FPGA framework on an arria 10 FPGA. In *2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)*, pages 460–470, 2020a. doi:10.1109/IPDPSW50202.2020.00084

37. J. Lambert, S. Lee, J. S. Vetter, and A. D. Malony. CCAMP: an integrated translation and optimization framework for openACC and openMP. In *SC 2020: International Conference for High Performance Computing, Networking, Storage and Analysis*, page 98, 2020b. doi:10.1109/SC41405.2020.00102

38. B. Johnston, J. S. Vetter, and J. Milthorpe. Evaluating the performance and portability of contemporary SYCL implementations. In *P3HPC@SC 2020: IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC*, pages 45–56, 2020a. doi:10.1109/P3HPC51967.2020.00010

39. B. Johnston, J. S. Vetter, and J. Milthorpe. Evaluating the performance and portability of contemporary SYCL implementations. In *2020 IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC)*, pages 45–56. IEEE, 2020b

40. R. Gioiosa, B. O. Mutlu, S. Lee, J. S. Vetter, G. Picierro, and M. Cesati. The minos computing library: efficient parallel programming for extremely heterogeneous systems. In *Proceedings of the 13th Annual Workshop on General Purpose Processing using Graphics Processing Unit*, pages 1–10, 2020. doi:10.1145/3366428.3380770

41. C. Coti, J. E. Denny, K. Huck, S. Lee, A. D. Malony, S. Shende, and J. S. Vetter. OpenACC profiling support for clang and LLVM using clacc and TAU. In *2020 IEEE/ACM International Workshop on HPC User Support Tools (HUST) and Workshop on Programming and Performance Visualization Tools (ProTools)*, pages 38–48. IEEE, 2020a

42. C. Coti, J. E. Denny, K. A. Huck, S. Lee, A. D. Malony, S. Shende, and J. S. Vetter. OpenACC profiling support for clang and LLVM using clacc and TAU. In *HUST/ProTools@SC 2020: IEEE/ACM International Workshop on HPC User Support Tools and Workshop on Programming and Performance Visualization Tools*, pages 38–48, 2020b. doi:10.1109/HUSTProtools51951.2020.00012

43. B. Tine, S. Yalamanchili, H. Kim, and J. Vetter. POSTER: Tango: An optimizing compiler for just-in-time RTL simulation. In *2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT)*, pages 481–482, 2019. doi:10.1109/PACT.2019.00055

44. I. B. Peng, J. S. Vetter, S. Moore, R. Joydeep, and S. Markidis. Analyzing the suitability of contemporary 3D-stacked PIM architectures for HPC scientific applications. In *Proceedings of the 16th ACM International Conference on Computing Frontiers*, pages 256–262, Alghero, Italy, 2019. ACM. doi:10.1145/3310273.3322831

45. M. E. Belviranli and J. S. Vetter. FLAME: Graph-based hardware representations for rapid and precise performance modeling. In *2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pages 1775–1780, 2019. doi:10.23919/DATE.2019.8747521

46. M. Umar, S. V. Moore, J. S. Vetter, and K. W. Cameron. Prometheus: Coherent exploration of hardware and software optimizations using aspen. In *2018 IEEE 26th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)*, pages 244–250, 2018b. doi:10.1109/MASCOTS.2018.00032

47. I. B. Peng, J. S. Vetter, S. V. Moore, and S. Lee. Tuyere: enabling scalable memory workloads for system exploration. In *Proceedings of the 27th International Symposium on High-Performance Parallel and Distributed Computing*, pages 180–191, Tempe, Arizona, 2018b. ACM. doi:10.1145/3208040.3208057

48. I. B. Peng and J. S. Vetter. Siena: exploring the design space of heterogeneous memory systems. In *Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis*, pages 1–14, Dallas, Texas, 2018. IEEE Press

49. P. Markthub, M. E. Belviranli, S. Lee, J. S. Vetter, and S. Matsuoka. DRAGON: breaking GPU memory capacity limits with direct NVM access. In *Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis*, pages 1–13, Dallas, Texas, 2018. IEEE Press. doi:10.1109/sc.2018.00035

50. S. Markidis, S. Wei Der Chien, E. Laure, I. B. Peng, and J. S. Vetter. NVIDIA tensor core programmability, performance & precision. In *AsHES Workshop*, Vancouver, 2018. IEEE

51. J. Lambert, S. Lee, J. Kim, J. S. Vetter, and A. D. Malony. Directive-based, high-level programming and optimizations for high-performance computing with FPGAs. In *Proceedings of the 2018 International Conference on Supercomputing*, pages 160–171, Beijing, China, 2018. ACM. doi:10.1145/3205289.3205324

52. K. Hou, H. Wang, W. c. Feng, J. Vetter, and S. Lee. Highly efficient compensation-based parallelism for wavefront loops on GPUs. In *IEEE Int. Parallel and Distrib. Process. Symp.(IPDPS)*, 2018

53. G. Herschlag, S. Lee, J. S. Vetter, and A. Randles. GPU data access on complex geometries for D3Q19 lattice boltzmann method. In *2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, pages 825–834. IEEE, 2018

54. A. Dubey, P. H. Kelly, B. Mohr, and J. S. Vetter. Performance portability in extreme scale computing (dagstuhl seminar 17431). In *Dagstuhl Reports*, volume 7. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2018

55. J. Denny, S. Lee, and J. S. Vetter. CLACC: OpenACC support for clang and LLVM. In *EuroLLVM*, Bristol, UK, 2018a

56. J. E. Denny, S. Lee, and J. S. Vetter. Clacc: Translating openACC to openMP in clang. In *2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC)*, Dallas, TX, USA, 2018b. IEEE

57. M. E. Belviranli, S. Lee, J. S. Vetter, and L. N. Bhuyan. Juggler: a dependence-aware task-based execution framework for GPUs. In *Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming*, pages 54–67, Vienna, Austria, 2018a. ACM. doi:10.1145/3178487.3178492

58. M. E. Belviranli, S. Lee, and J. S. Vetter. Designing algorithms for the EMU migrating-threads-based architecture. In *IEEE HPEC (submitted)*, 2018b

59. S. Mittal, H. Wang, A. Jog, and J. S. Vetter. Design and analysis of soft-error resilience mechanisms for GPU register file. In *VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), 2017 30th International Conference on*, pages 409–414. IEEE, 2017b

60. S. Mittal, R. Bishnoi, F. Oboril, H. Wang, M. Tahoori, A. Jog, and J. S. Vetter. Architecting SOT-RAM based GPU register file. In *VLSI (ISVLSI), 2017 IEEE Computer Society Annual Symposium on*, pages 38–44. IEEE, 2017c

61. V. E. Lynch, J. B. Calvo, E. Deelman, R. F.d. Silva, M. Goswami, Y. Hui, E. Lingerfelt, and J. S. Vetter. Distributed workflows for modeling experimental data. In *2017 IEEE High Performance Extreme Computing Conference (HPEC)*, pages 1–5, 2017. doi:10.1109/HPEC.2017.8091071

62. J. Kim, S. Lee, and J. S. Vetter. PapyrusKV: a high-performance parallel key-value store for distributed NVM architectures. In *SC17: International Conference for High Performance Computing, Networking, Storage and Analysis*, pages 1–14, Denver, Colorado, 2017a. ACM. doi:10.1145/3126908.3126943

63. J. Kim, K. Sajjapongse, S. Lee, and J. S. Vetter. Design and implementation of papyrus: Parallel aggregate persistent storage. In *2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, pages 1151–1162, 2017b. doi:10.1109/IPDPS.2017.72

64. J. E. Denny, S. Lee, and J. S. Vetter. Language-based optimizations for persistence on nonvolatile main memory systems. In *International Parallel and Distributed Systems Symposium (IPDPS)*, Orlando, 2017. IEEE

65. C. D. Carothers, J. S. Meredith, M. P. Blanco, J. S. Vetter, M. Mubarak, J. LaPre, and S. Moore. Durango: Scalable synthetic workload generation for extreme-scale application performance modeling and simulation. In *ACM SIGSIM Conference on Principles of Advanced Discrete Simulation (PADS)*, Singapore, 2017. ACM

66. P. Wu, D. Li, Z. Chen, J. S. Vetter, and S. Mittal. Algorithm-directed data placement in explicitly managed non-volatile memory. In *Proceedings of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing*, pages 141–152, Kyoto, Japan, 2016. ACM. doi:10.1145/2907294.2907321

67. J. S. Vetter. Preparing for supercomputing's sixth wave. In *Proceedings of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing*, pages 1–1. ACM, 2016

68. M. Umar, J. S. Meredith, J. S. Vetter, and K. W. Cameron. A study of power-performance modeling using a domain-specific language. In *2016 28th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, pages 84–92, 2016. doi:10.1109/SBAC-PAD.2016.19

69. S. Mittal and J. S. Vetter. Reducing soft-error vulnerability of caches using data compression. In *ACM Great Lakes Symposium on VLSI (GLSVLSI)*, 2016g

70. A. Mandal, P. Ruth, I. Baldin, D. Król, G. Juve, R. Mayani, R. F. Da Silva, E. Deelman, J. Meredith, and J. Vetter. Toward an end-to-end framework for modeling, monitoring and anomaly detection for scientific workflows. In *Parallel and Distributed Processing Symposium Workshops, 2016 IEEE International*, pages 1370–1379. IEEE, 2016

71. S. Lee, J. Kim, and J. S. Vetter. OpenACC to FPGA: A framework for directive-based high-performance reconfigurable computing. In *IEEE International Parallel & Distributed Processing Symposium (IPDPS)*, Chicago, 2016. IEEE. doi:10.1109/IPDPS.2016.28

72. J. Kim, S. Lee, and J. S. Vetter. IMPACC: A tightly integrated MPI+openACC framework exploiting shared memory parallelism. In *Proceedings of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing*, pages 189–201, Kyoto, Japan, 2016. ACM. doi:10.1145/2907294.2907302

73. J. E. Denny, S. Lee, and J. S. Vetter. NVL-C: Static analysis techniques for efficient, correct programming of non-volatile main memory systems. In *Proceedings of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing*, pages 125–136, Kyoto, Japan, 2016. ACM. doi:10.1145/2907294.2907303

74. R. A. Bheda, J. S. Vetter, and T. M. Conte. Improving DRAM bandwidth utilization with MLP aware OS paging. In *2nd International Symposium on Memory Systems, MEMSYS 2016*, Alexandria, VA, 2016. doi:10.1145/2989081.2989094

75. B. Wu, G. Chen, D. Li, X. Shen, and J. Vetter. Enabling and exploiting flexible task assignment on GPU through SM-centric program transformations. In *Proceedings of the 29th ACM on International Conference on Supercomputing*, pages 119–130, Newport Beach, California, USA, 2015. ACM. doi:10.1145/2751205.2751213

76. P. C. Roth, J. S. Meredith, and J. S. Vetter. Automated characterization of parallel application communication patterns. In *Proceedings of the 24th International Symposium on High-Performance Parallel and Distributed Computing*, New York, NY, USA, 2015. ACM. doi:10.1145/2749246.2749278

77. M. Poremba, S. Mittal, D. Li, J. S. Vetter, and Y. Xie. DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches. In *Design Automation and Test in Europe (DATE)*. IEEE, 2015

78. S. Mittal and J. S. Vetter. AYUSH: Extending lifetime of SRAM-NVM way-based hybrid caches using wear-leveling. In *Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS), 2015 IEEE 23rd International Symposium on*, pages 112–121. IEEE, 2015g

79. M. G. Lopez, J. Young, J. S. Meredith, P. C. Roth, M. Horton, and J. S. Vetter. Examining recent many-core architectures and programming models using SHOC. In *Proceedings of the 6th International Workshop on Performance Modeling, Benchmarking, and Simulation of High Performance Computing Systems*, page 3. ACM, 2015

80. S. Lee, J. S. Meredith, and J. S. Vetter. COMPASS: A framework for automated performance modeling and prediction. In *Proceedings of the 29th ACM on International Conference on Supercomputing*, pages 405–414, Newport Beach, California, USA, 2015. ACM. doi:10.1145/2751205.2751220

81. J. E. Denny, S. Lee, and J. S. Vetter. FITL: Extending LLVM for the translation of fault-injection directives. In *Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC*, page 4. ACM, 2015

82. J. Young, M. G. Lopez, M. Horton, R. Glassbrook, and J. S. Vetter. Advanced application support for improved GPU utilization on keeneland. In *Proceedings of the 2014 Annual Conference on Extreme Science and Engineering Discovery Environment*, pages 1–6, Atlanta, GA, USA, 2014. ACM. doi:10.1145/2616498.2616506

83. B. Wu, G. Chen, D. Li, X. Shen, and J. S. Vetter. SM-centric transformation: Circumventing hardware restrictions for flexible GPU scheduling. In *PACT*, pages 497–498, Edmonton, 2014. ACM. doi:10.1145/2628071.2628130

84. S. Sreepathi, M. L. Grodowitz, R. Lim, P. Taffet, P. C. Roth, J. Meredith, S. Lee, D. Li, and J. Vetter. Application characterization using oxbow toolkit and PADS infrastructure. In *Proceedings of the 1st International Workshop on Hardware-Software Co-Design for High Performance Computing*, pages 55–63, New Orleans, Louisiana, 2014. IEEE Press. doi:10.1109/Co-HPC.2014.11

85. A. Sabne, P. Sakhnagool, S. Lee, and J. S. Vetter. Evaluating performance portability of openACC. In *27th International Workshop on Languages and Compiler for Parallel Computing (LCPC)*, Portland, Oregon, 2014

86. S. Mittal, J. S. Vetter, and D. Li. Writesmoothing: Improving lifetime of non-volatile caches using intra-set wear-leveling. In *ACM Great Lakes Symposium on VLSI*, Houston, Texas, 2014a. ACM

87. S. Mittal, J. S. Vetter, and D. Li. LastingNVCache: A technique for improving the lifetime of non-volatile caches. In *IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*, Tampa, 2014b. IEEE

88. S. Mittal, J. S. Vetter, and D. Li. Improving energy efficiency of embedded DRAM caches for high-end computing systems. In *ACM Symposium on High-Performance Parallel and Distributed Computing (HPDC)*, Vancouver, 2014c. ACM

89. S. Mittal and J. S. Vetter. Equalchance: Addressing intra-set write variation to increase lifetime of non-volatile caches. In *2nd USENIX Workshop on Interactions of NVM/Flash with Operating Systems and Workloads (INFLOW)*, 2014a

90. S. Lee and J. S. Vetter. OpenARC: Open accelerator research compiler for directive-based, efficient heterogeneous computing. In *ACM Symposium on High-Performance Parallel and Distributed Computing (HPDC)*, Vancouver, 2014a. ACM

91. S. Lee and J. S. Vetter. OpenARC: extensible openACC compiler framework for directive-based accelerator programming study. In *Proceedings of the First Workshop on Accelerator Programming using Directives (with SC14)*, pages 1–11, New Orleans, 2014b. IEEE Press

92. S. Lee and J. S. Vetter. OpenARC: Open accelerator research compiler for directive-based, heterogeneous computing (poster). In *GTC '14: GPU Technology Conference*, 2014c

93. S. Lee, D. Li, and J. S. Vetter. Interactive program debugging and optimization for directive-based, efficient GPU computing. In *IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, Phoenix, 2014. IEEE

94. B. Wang, Y. Jiao, W. Yu, X. Shen, D. Li, and J. S. Vetter. A versatile performance and energy simulation tool for composite GPU global memory. In *International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)*, 2013a. doi:10.1109/mascots.2013.39

95. B. Wang, B. Wu, D. Li, X. Shen, W. Yu, Y. Jiao, and J. S. Vetter. Exploring hybrid memory for GPU energy efficiency through software-hardware co-design. In *International Conference Parallel Architectures and Compilation Techniques (PACT)*, Edinburgh, Scotland, 2013b. IEEE/ACM. doi:10.1109/pact.2013.6618807

96. J. S. Vetter, S. Lee, D. Li, G. Marin, C. McCurdy, J. Meredith, P. Roth, and K. Spafford. Quantifying architectural requirements of contemporary extreme-scale scientific applications. In *4th International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS13)*, Denver, 2013b

97. S. Mittal, Z. Zhang, and J. S. Vetter. Flexiway: A cache energy saving technique using fine-grained cache reconfiguration. In *31st IEEE International Conference on Computer Design (ICCD)*, pages 100–107, Asheville, NC, USA, 2013. IEEE. doi:10.1109/iccd.2013.6657031

98. C. McCurdy, G. Marin, and J. S. Vetter. Characterizing the impact of prefetching on scientific application performance. In *4th International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS13)*, Denver, 2013

99. G. Marin, C. McCurdy, and J. S. Vetter. Diagnosis and optimization of application prefetching performance. In *ACM International Conference on Supercomputing (ICS)*, Euguene, OR, 2013. ACM. doi:10.1145/2464996.2465014

100. D. Li, C. Zizhong, W. Panruo, and J. S. Vetter. Rethinking algorithm-based fault tolerance with a cooperative software-hardware approach. In *ACM/IEEE SC13: International Conference for High Performance Computing, Networking, Storage and Analysis*, Denver, 2013a. ACM/IEEE

101. D. Li, S. Lee, and J. S. Vetter. Evaluating the viability of application-driven cooperative CPU/GPU fault detection. In *Workshop on Resiliency in High Performance Computing (in conjunction with Euro-Par)*, 2013b. doi:10.1007/978-3-642-54420-0_65

102. V. Tipparaju and J. S. Vetter. GA-GPU: Extending a library-based global address space programming model for scalable heterogeneous computing systems. In *ACM Computing Frontiers (CF)*, 2012

103. K. L. Spafford, J. S. Meredith, S. Lee, D. Li, P. C. Roth, and J. S. Vetter. The tradeoffs of fused memory hierarchies in heterogeneous computing architectures. In *Proceedings of the 9th conference on Computing Frontiers*, pages 103–112. ACM, 2012. doi:10.1145/2212908.2212924

104. K. L. Spafford and J. S. Vetter. Aspen: A domain specific language for performance modeling. In *SC12: International Conference for High Performance Computing, Networking, Storage and Analysis*, pages 1–11, Salt Lake City, 2012. doi:10.1109/SC.2012.20

105. L. Seyong and J. S. Vetter. Early evaluation of directive-based GPU programming models for productive exascale computing. In *SC12: International Conference for High Performance Computing, Networking, Storage and Analysis*, pages 1–11, 2012. doi:10.1109/SC.2012.51

106. Z. Liu, B. Wang, P. Carpenter, D. Li, and J. S. Vetter. PCM-based durable write cache for fast disk I/O. In *IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)*, Arlington, Virginia, 2012

107. D. Li, J. S. Vetter, G. Marin, C. McCurdy, C. Cira, Z. Liu, and W. Yu. Identifying opportunities for byte-addressable non-volatile memory in extreme-scale scientific applications. In *IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, Shanghai, 2012a. IEEEE. doi:10.1109/IPDPS.2012.89

108. D. Li, J. S. Vetter, and W. Yu. Classifying soft error vulnerabilities in extreme-scale scientific applications using a binary instrumentation tool. In *SC12: ACM/IEEE International Conference for High Performance Computing, Networking, Storage, and Analysis*, Salt Lake City, 2012b

109. S. Lee and J. S. Vetter. Early evaluation of directive-based GPU programming models for productive exascale computing. In *SC12: ACM/IEEE International Conference for High Performance Computing, Networking, Storage, and Analysis*, Salt Lake City, Utah, USA, 2012. IEEE press

110. A. Danalis, C. McCurdy, and J. S. Vetter. Efficient quality threshold clustering for parallel architectures. In *IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, Shanghai, 2012b. IEEEE

111. A. Danalis, C. McCurdy, and J. S. Vetter. Efficient quality threshold clustering for parallel architectures. In *2012 IEEE 26th International Parallel and Distributed Processing Symposium*, pages 1068–1079, 2012c. doi:10.1109/IPDPS.2012.99

112. K. Spafford, J. Meredith, and J. S. Vetter. Quartile and outlier detection on heterogeneous clusters using distributed radix sort. In *Workshop on Parallel Programming on Accelerator Clusters (PPAC 2011)*, Austin, TX, USA, 2011a. IEEE

113. K. Spafford, J. Meredith, and J. Vetter. Quantifying NUMA and contention effects in multi-GPU systems. In *ACM Fourth Workshop on General Purpose Computation on Graphics Processors*, Newport Beach, CA, 2011b. ACM

114. X. Que, W. Yu, V. Tipparaju, J. S. Vetter, and B. Wang. Network-friendly one-sided communication through multinode cooperation on petascale cray XT5 systems. In *IEEE International Symposium on Cluster Computing and the Grid (CCGrid'11)*, Newport Beach, California, 2011

115. C. McCurdy, J. S. Vetter, P. Worley, and D. Maxwell. Memphis on a cray XT: Pinpointing memory performance problems on cray platforms. In *Cray Users Group Conference (CUG 2011)*, Fairbanks, 2011

116. A. Danalis, P. Luszczek, G. Marin, J. S. Vetter, and J. Dongarra. Blackjackbench: Portable hardware characterization. In *2nd International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computing Systems (PMBS11)*, Seattle, 2011

117. W. Yu, Y. Tian, and J. S. Vetter. Efficient zero-copy noncontiguous I/O for globus on infiniband. In *39th International Conference on Parallel Processing Workshops*, pages 362–368, San Diego, 2010a. IEEE Computer Society. doi:10.1109/icppw.2010.56

118. W. Yu, X. Que, V. Tipparaju, R. Graham, and J. S. Vetter. Cooperative server clustering for a scalable GAS model on petascale cray XT5 systems. In *International Supercomputing Conference*, volume 25, pages 57–64, Hamburg, 2010b. Springer, Computer Science-Research and Development. doi:10.1007/s00450-010-0104-6

119. Y. Weikuan and J. S. Vetter. Initial characterization of parallel NFS implementations. In *2010 IEEE International Symposium on Parallel and Distributed Processing, Workshops (IPDPSW)*, pages 1–6, Atlanta, 2010. IEEE

120. V. Tipparaju, E. Apra, W. Yu, and J. S. Vetter. Enabling a highly-scalable global address space model for petascale computing. In *7th ACM International Conference Computing Frontiers*, pages 207–216, Bertinoro, Italy, 2010. ACM. doi:10.1145/1787275.1787326

121. K. Spafford, J. Meredith, and J. S. Vetter. Maestro: Data orchestration and tuning for openCL devices. In Pasqua D'Ambra, Mario Guarracino, and Domenico Talia, editors, *Euro-Par 2010 - Parallel Processing*, volume 6272, pages 275–286. Springer Berlin Heidelberg, 2010. doi:10.1007/978-3-642-15291-7_26

122. A. Rahimian, I. Lashuk, S. Veerapaneni, A. Chandramowlishwaran, D. Malhotra, L. Moon, R. Sampath, A. Shringarpure, J. Vetter, R. Vuduc, D. Zorin, and G. Biros. Petascale direct numerical simulation of blood flow on 200K cores and heterogeneous architectures (gordon bell prize winner). In *2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis (SC10)*, pages 1–11, New Orleans, 2010. IEEE Computer Society. doi:10.1109/SC.2010.42

123. C. McCurdy and J. S. Vetter. Memphis: Finding and fixing NUMA-related performance problems on multicore processors. In *IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*, White Plains, NY, 2010. IEEE. doi:10.1109/ISPASS.2010.5452060

124. A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth, K. Spafford, V. Tipparaju, and J. S. Vetter. The scalable heterogeneous computing (SHOC) benchmark suite. In *ACM Workshop on General-Purpose Computation on Graphics Processing Units (GPGPU)*, pages 63–74, Pittsburgh, Pennsylvania, 2010. ACM. doi:10.1145/1735688.1735702

125. W. Yu, O. Drokin, and J. S. Vetter. Design, implementation, and evaluation of transparent pNFS on lustre. In *IEEE International Parallel and Distributed Processing Symposium (IPDPS 09)*, Rome, Italy, 2009

126. K. Spafford, J. Meredith, J. S. Vetter, J. Chen, R. Grout, and R. Sankaran. Accelerating S3D: A GPGPU case study. In *Seventh International Workshop on Algorithms, Models, and Tools for Parallel Computing on Heterogeneous Platforms (HeteroPar 2009)*, Delft, The Netherlands, 2009

127. P. C. Roth and J. S. Vetter. Scalable tool infrastructure for the cray XT using tree-based overlay networks. In *Cray User Group Meeting (CUG 2009)*, Atlanta, 2009

128. H. Jagode, J. Dongarra, S. Alam, J. S. Vetter, W. Spear, and A. D. Malony. A holistic approach for performance measurement and analysis for petascale applications. In *International Conference on Computational Science*, Baton Rouge, LA, 2009

129. W. Yu and J. S. Vetter. Xen-based HPC: A parallel I/O perspective. In *IEEE International Symposium on Cluster Computing and the Grid (CCGRID)*, pages 154–161, 2008a

130. W. Yu, N. S. V. Rao, P. Wychoff, and J. S. Vetter. Performance of RDMA-capable storage protocols on wide-area network. In *Petascale Storage (PDSI) Workshop*, Austin, TX, 2008a

131. W. Yu, J. S. Vetter, and H. S. Oral. Performance characterization and optimization of parallel I/O on the cray XT. In *22nd IEEE International Parallel and Distributed Processing Symposium (IPDPS 2008)*, Miami, FL, 2008b

132. W. Yu and J. S. Vetter. Parcoll: Partitioned collective I/O on the cray XT. In *International Conference on Parallel Processing (ICPP)*, Portland, 2008b

133. W. Yu, N. S. Rao, and J. S. Vetter. Infiniband on wide-area network. In *Fifth OpenFabrics Workshop*, Sonoma, California, 2008c

134. W. Yu, N. S. Rao, and J. S. Vetter. Experimental analysis of infiniband transport services on WAN. In *IEEE International Conference on Network, Architecture, and Storage (NAS)*, Chongqing, China, 2008d. IEEE

135. W. Yu and J. S. Vetter. Empirical analysis of a large-scale hierarchical storage system. In *European Conference on Parallel and Distributed Computing (EuroPar)*, 2008c

136. N. S. Rao, W. Yu, S. Poole, W. Wing, and J. S. Vetter. Wide-area performance profiling of 10gigE and infiniband technologies. In *SC08: International Conference High Performance Computing, Networking, Storage, and Analysis*, Austin, 2008. ACM/IEEE

137. C. McCurdy, A. Cox, and J. S. Vetter. Investigating the TLB behavior of high-end scientific applications on commodity microprocessors. In *IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*, Austin, 2008

138. C. W. Lively, V. E. Taylor, S. R. Alam, and J. S. Vetter. A methodology for developing high fidelity communication models for large-scale applications targeted on multicore systems. In *International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)*, pages 55–62, 2008

139. S. R. Alam, P. Agarwal, H. Ong, S. Hampton, and J. S. Vetter. Impact of multicores on large-scale molecular dynamics simulations. In *IEEE International Workshop on High Performance Computational Biology (HiCOMB), in conjunction with IPDPS*, pages 1–7, 2008c

140. S. Alam, R. Barrett, M. Bast, M. R. Fahey, J. Kuehn, C. McCurdy, J. Rogers, P. Roth, R. Sankaran, J. S. Vetter, P. Worley, and W. Yu. Early evaluation of IBM bluegene/P. In *SC08: International Conference High Performance Computing, Networking, Storage, and Analysis*, Austin, 2008d. ACM/IEEE

141. W. Yu, J. Vetter, and S. Canon. OPAL: An open-source MPI-IO library over cray XT. In *International Workshop on Storage Network Architecture and Parallel I/O (SNAPI'07)*, San Diego, CA, 2007a

142. W. Yu, J. Vetter, R. S. Canon, and S. Jiang. Exploiting lustre file joining for effective collective IO. In *Int'l Conference on Clusters Computing and Grid (CCGrid '07)*, Rio de Janeiro, Brazil, 2007b. IEEE Computer Society

143. W. Yu, S. Oral, J. Vetter, and R. Barrett. Efficiency evaluation of cray XT parallel IO stack. In *Cray User Group Meeting (CUG 2007)*, Seattle, Washington, 2007c

144. P. C. Roth and J. S. Vetter. Intel woodcrest: An evaluation for scientific computing. In *8th LCI International Conference on High-Performance Clustered Computing*, South Lake Tahoe, CA, 2007

145. J. S. Meredith, S. R. Alam, and J. S. Vetter. Analysis of a computational biology simulation technique on emerging processing architectures. In *HiCOMB 2007, Sixth IEEE International Workshop on High Performance Computational Biology*, 2007

146. S. R. Alam, N. Bhatia, and J. S. Vetter. Sensitivity analysis of biomolecular simulations using symbolic models. In *7th International Conf. on BioInformatics AND BioEngineering*, Boston, 2007b

147. S. R. Alam, N. Bhatia, and J. S. Vetter. An exploration of performance attributes for symbolic modeling of emerging processing devices. In *3rd International High Performance Computation Conference (HPCC)*, volume 4782. Springer Verlag Lecture Notes in Computer Science, 2007c

148. S. R. Alam, J. S. Meredith, and J. S. Vetter. Balancing productivity and performance on the cell broadband engine. In *IEEE Annual International Conference on Cluster Computing*, Houston, 2007d. IEEE

149. S. R. Alam, M. C. Smith, and J. S. Vetter. An application specific memory characterization technique for co-processor accelerators. In *IEEE 18th International Conference on Application-specific Systems, Architectures and Processors*, 2007e

150. J. S. Vetter, S. R. Alam, Jr. T. H. Dunigan, M. R. Fahey, P. C. Roth, and P. H. Worley. Early evaluation of the cray XT3. In *IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, Rhodes Island, Greece, 2006

151. M. C. Smith, J. S. Vetter, and S. R. Alam. Investigation of benchmark suites for high-performance reconfigurable computing platforms. In *MAPLD*, Washington, DC, 2006

152. C. B. Leangsuksun, T. Rao, A. Tikotekar, S. L. Scott, R. Libby, J. S. Vetter, Y.-C. Fang, and H. Ong. IPMI-based efficient notification framework for large scale cluster computing. In *Second International Workshop on Cluster Security (Cluster-Sec 2006)*, Urbana, Illinois, 2006

153. R. Barrett, T. El-Ghazawi, Y. Yao, and J. S. Vetter. Evaluation of UPC on the cray X1E. In *48th Cray User Group meeting (CUG 2006)*, Lugano, 2006

154. S. R. Alam, P. Agarwal, A. Geist, and J. S. Vetter. Performance characterization of molecular dynamics techniques for biomolecular simulations. In *ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPOPP)*, New York City, 2006b. ACM

155. S. R. Alam and J. S. Vetter. Hierarchical model validation of symbolic performance models of scientific applications (distinguished paper). In *Euro-Par*, Dresden, 2006a

156. S. R. Alam and J. S. Vetter. A framework to develop symbolic performance models of parallel applications. In *5th International Workshop on Performance Modeling, Evaluation, and Optimization of Parallel and Distributed Systems (PMEO-PDS 2006)*, Rhodes Island, Greece, 2006b

157. S. R. Alam, R. Barrett, T. Dunigan, M. Fahey, B. Messer, R. Mills, P. Roth, J. S. Vetter, and P. H. Worley. Evaluation of the cray XT3 at ORNL: A status report. In *48th Cray User Group meeting (CUG 2006)*, Lugano, 2006c

158. S. R. Alam, R. Barrett, C. McCurdy, P. C. Roth, and J. S. Vetter. Characterizing applications on the MTA2 multithreading architecture. In *48th Cray User Group meeting (CUG 2006)*, Lugano, 2006d

159. S. R. Alam, R. F. Barrett, J. A. Kuehn, P. C. Roth, and J. S. Vetter. Characterization of scientific workloads on systems with multi-core processors. In *IEEE International Symposium on Workload Characterization (IISWC)*, San Jose, 2006e

160. S. R. Alam and J. S. Vetter. An analysis of system balance requirements for scientific applications. In *35th International Conference on Parallel Processing (ICPP)*, Columbus, 2006c

161. P. H. Worley, S. Alam, T. H. Dunigan Jr, M. R. Fahey, and J. S. Vetter. Comparative analysis of interprocess communication on the X1, XD1, and XT3. In *Proc. Cray User Group Conference, USA*, 2005

162. J. S. Vetter, S. R. Alam, J. T. H. Dunigan, M. R. Fahey, P. C. Roth, and P. H. Worley. Early evaluation of the cray XT3 at ORNL. In *Cray User Group Meeting (CUG 2005)*, Albuquerque, 2005b

163. J. S. Vetter, N. Bhatia, E. M. Grobelny, and P. C. Roth. Capturing petascale application characteristics with the sequoia toolkit. In *Parallel Computing 2005 (ParCo 2005)*, Malaga, Spain, 2005c

164. M. C. Smith, J. S. Vetter, and S. R. Alam. Scientific computing beyond CPUs: FPGA implementations of common scientific kernels. In *8th Annual Military and Aerospace Programmable Logic Devices International Conference*, 2005a

165. M. C. Smith, J. S. Vetter, and X. Liang. Accelerating scientific applications with the SRC-6 reconfigurable computer: Methodologies and analysis. In *Reconfigurable Architectures Workshop (RAW)*, Denver, 2005b

166. B. Mohr, L. DeRose, and J. S. Vetter. A performance measurement infrastructure for co-array fortran. In *EuroPar*, 2005

167. X. Liang, J. S. Vetter, M. C. Smith, and A. S. Bland. Balancing FPGA resource utilities. In *Int'l Conf. Engineering of Reconfigurable Systems and Algorithms (ERSA05)*, 2005

168. R. Fatoohii, K. Kardys, S. Koshy, S. Sivaramakrishnan, and J. S. Vetter. Performance evaluation of high-speed interconnects using dense communication patterns. In *Performance Evaluation of Networks for Parallel, Cluster and Grid Computing Systems (PEN-PCGCS'05)*, Oslo, 2005

169. M. R. Fahey, S. R. Alam, Thomas H. J. Dunigan, J. S. Vetter, and P. H. Worley. Early evaluation of the cray XD1. In *Cray User Group Meeting*, page 12, Albuquerque, NM, 2005

170. T. A. El-Ghazawi, F. Cantonnet, Y. Yao, and J. S. Vetter. Evaluation of UPC on the cray X1. In *Cray User Group Meeting (CUG 2005)*, Albuquerque, 2005

171. Jr. T. H. Dunigan, J. S. Vetter, and P. H. Worley. Performance evaluation of the SGI altix 3700. In *International Conf. Parallel Processing (ICPP)*, Oslo, 2005b

172. L. Cordova, M. Smith, S. Alam, and J. S. Vetter. A high performance programming model for large-scale molecular dynamics calculations on reconfigurable supercomputers. In *Workshop on High Performance Embedded Computing (HPEC)*, MIT Lincoln Laboratory, 2005

173. S. Alam and J. S. Vetter. Performance and scalability analysis of cray X1 loop vectorization and multistreaming. In *International Conference on Computational Science 2005 (ICCS 2005)*, Atlanta, 2005

174. S. Akella, M. Smith, R. Mills, S. Alam, R. Barrett, and J. S. Vetter. Sparse matrix-vector multiplication kernel on a reconfigurable computer. In *Workshop on High Performance Embedded Computing (HPEC)*, MIT Lincoln Laboratory, 2005

175. Jr. T. H. Dunigan, J. S. Vetter, and P. H. Worley. Performance evaluation of the cray X1 distributed shared memory architecture. In *Proceedings. 12th Annual IEEE Symposium on High Performance Interconnects (Hot Interconnects)*, pages 20–25, 2004

176. P. A. Agarwal, R. A. Alexander, E. Apra, S. Balay, A. S. Bland, J. Colgan, E. F. D'Azevedo, J. Dongarra, J. B. Drake, T. H. Dunigan, T. H. Dunning, M. R. Fahey, R. A. Fahey, A. Geist, B. Gorda, M. Gordon, W. D. Gropp, R. J. Harrison, R. Kendall, D. Keyes, D. Kaushik, M. Krishnakumar, P. Luszczek, A. Mezzacappa, J. A. Nichols, J. Nieplocha, L. Oliker, T. Packwood, M. S. Pindzola, T. C. Schulthess, H. Simon, R. Stevens, J. S. Vetter, J. B. White, T. L. Windus, P. H. Worley, and T. Zacharia. Cray X1 evaluation status report. In *46th Cray User Group Conference*, Knoxville, TN, 2004a

177. J. S. Vetter and A. Yoo. An empirical performance evaluation of scalable scientific applications. In *SC 2002*, Baltimore, MD USA, 2002. IEEE

178. J. S. Vetter. Dynamic statistical profiling of communication activity in distributed applications. In *ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems*, Marina del Rey, California, 2002. ACM

179. J. S. Vetter and F. Mueller. Communication characteristics of large-scale scientific applications for contemporary cluster architectures. In *International Parallel and Distributed Processing Symposium (IPDPS)*, Ft. Lauderdale, Florida, 2002

180. J. S. Vetter and P. Worley. Asserting performance expectations. In *SC 2002*, Baltimore, MD USA, 2002. IEEE

181. I. R. Corey, J. R. Johnson, and J. S. Vetter. Micro benchmarking, performance assertions and sensitivity analysis: A technique for developing adaptive grid applications. In *Eleventh IEEE International Symp. High Performance Distributed Computing (HPDC)*, Edinburgh, Scotland, 2002

182. D. H. Ahn and J. S. Vetter. Scalable analysis techniques for microprocessor performance counter metrics. In *SC 2002*, Baltimore, MD USA, 2002. IEEE

183. N. Adiga, G. Almasi, G. Almasi, R. Barik, D. Beece, R. Bellofatto, G. Bhanot, R. Bickford, M. Blumrich, A. Bright, J. Brunheroto, C. Cascaval, J. Castaños, L. Ceze, P. Coteus, S. Chatterjee, D. Chen, G. Chiu, T. Cipolla, P. Crumley, K. Desai, A. Deutsch, M. Dombrowa, W. Donath, M. Eleftheriou, C. Erway, J. Esch, B. Fitch, J. Gagliano, A. Gara, R. Germain, M. Giampapa, B. Gopalsamy, M. Gupta, F. Gustavson, S. Hall, R. Haring, D. Heidel, P. Heidelberger, L. Herger, D. Hoenicke, R. Jackson, T. Jamal-Eddine, G. Kopcsay, E. Krevat, M. Kurhekar, A. Lanzetta, D. Lieber, L. Liu, M. Lu, M. Mendell, A. Misra, L. Mok, J. Moreira, B. Nathanson, M. Newton, M. Ohmacht, A. Oliner, R. Pudota, R. Rand, R. Regan, B. Rubin, A. Ruehli, S. Rus, R. Sahoo, A. Sanomiya, E. Schenfeld,

S. Singh, P. Song, V. Srinivasan, B. Steinmacher-Burow, K. Strauss, C. Surovic, R. Swetz, T. Takken, R. Tremaine, M. Tsao, A. Umamaheshwaran, P. Verma, P. Vranas, T. Ward, M. Wazlowski, W. Barrett, J. Brown, D. Krolak, T. Liebsch, J. Marcella, A. Schram, G. Ulsh, C. Wait, K. Dockser, M. Seager, L. Kissel, J. S. Vetter, and K. Yates. An overview of the bluegene/L supercomputer. In *SC 2002*, Baltimore, MD USA, 2002. doi:10.1109/SC.2002.10017

184. J. S. Vetter and M. O. McCracken. Statistical scalability analysis of communication operations in distributed applications. In *ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming (PPOPP)*, Snowbird, UT, 2001. ACM

185. J. Hoeflinger, B. Kuhn, P. Petersen, R. Hrabri, S. Shah, J. S. Vetter, M. Voss, and R. Woo. An integrated performance visualizer for openMP/MPI programs. In *Workshop on OpenMP Applications and Tools (WOMPAT)*, West Lafayette, Indiana, USA, 2001

186. E. Chow, D. Hysom, and J. S. Vetter. Challenges in programming SMP clusters. In *Tenth SIAM Conf. Parallel Processing*, Portsmouth, VA, USA, 2001. SIAM

187. J. Caubet, J. Gimenez, J. Labarta, L. DeRose, and J. S. Vetter. A dynamic tracing mechanism for performance analysis of openMP applications. In *Workshop on OpenMP Applications and Tools (WOMPAT)*, West Lafayette, Indiana, USA, 2001

188. J. S. Vetter. Performance analysis of distributed applications using automatic classification of communication inefficiencies. In *ACM Int'l Conf. Supercomputing (ICS)*, pages 245–254, Santa Fe, New Mexico, USA, 2000. ACM Press

189. J. S. Vetter and B. R. de Supinski. Dynamic software testing of MPI applications with umpire. In *SC2000: High Performance Networking and Computing Conf.*, Dallas, TX USA, 2000. ACM/IEEE

190. J. S. Vetter and D. Reed. Managing performance analysis with dynamic statistical projection pursuit. In *SC99: High Performance Networking and Computing Conf.*, Portland, OR, USA, 1999. ACM/IEEE

191. J. S. Vetter and K. Schwan. Techniques for delayed binding of monitoring mechanisms to application-specific instrumentation points. In *International Conference on Parallel Processing (ICPP)*, pages 477–484, Minneapolis, MN, USA, 1998. IEEE Comput. Soc

192. R. L. Ribler, J. S. Vetter, H. Simitci, and D. A. Reed. Autopilot: adaptive control of distributed applications. In *Seventh Int'l Symp. High Performance Distributed Computing (HPDC)*, Chicago, IL, USA, 1998

193. D. A. Reed, R. A. Aydt, L. DeRose, C. L. Mendes, R. L. Ribler, E. Shaffer, H. Simitci, J. S. Vetter, D. R. Wells, S. Whitmore, and Y. Zhang. Performance analysis of parallel systems: Approaches and open problems (invited paper and keynote presentation). In *Joint Symposium on Parallel Processing (JSPP)*, pages 239–256, Nagoya, Japan, 1998

194. J. S. Vetter and K. Schwan. High performance computational steering of physical simulations. In *Int'l Parallel Processing Symp. (IPPS)*, pages 128–132, Geneva, 1997. IEEE

195. G. Eisenhauer, B. Schroeder, K. Schwan, V. Martin, and J. Vetter. Dataexchange: high performance communication in distributed laboratories. In *Ninth Int'l Conf. Parallel and Distributed Computing Systems (PDCS 97)*, 1997

196. J. S. Vetter and K. Schwan. Models for computational steering. In *International Conference on Configurable Distributed Systems*, Annapolis, MD, USA, 1996

197. G. Weiming, G. Eisenhauer, E. Kraemer, K. Schwan, J. Stasko, J. Vetter, and N. Mallavarupu. Falcon: on-line monitoring and steering of large-scale parallel programs. In *Proceedings Frontiers '95*, The Fifth Symposium on the Frontiers of Massively Parallel Computation, 1995

198. J. S. Vetter and K. Schwan. Progress: a toolkit for interactive program steering. In *24th International Conference on Parallel Processing*, Urbana, IL, USA, 1995

199. H. L. Bergman, J. S. Vetter, K. Schwan, and D. Ku. Development of a parallel spectral element code using SPMD constructs. In *Parallel CFD: Implementations and Results Using Parallel Computers*, pages 121–128, 1995a

200. H. L. Bergman, J. S. Vetter, K. Schwan, and D. N. Ku. Design of a parallel computational fluid dynamics code on a shared memory architecture. In *American Society of Mechanical Engineers, Bioengineering Division (BED)*, 1995b

201. *key*E. D. Joel, S. Lee, and J. S. Vetter. CLACC: OpenACC support for clang and LLVM. In *EuroLLVM*, Bristol, UK

5.5 Other Reports

1. J. Ang, A. A. Chien, S. D. Hammond, A. Hoisie, I. Karlin, S. Pakin, J. Shalf, and J. Vetter. Reimagining codesign for advanced scientific computing: Unlocking transformational opportunities for future computing systems for science. Technical report, 2021a

2. J. Ang, A. A. Chien, S. D. Hammond, A. Hoisie, I. Karlin, S. Pakin, J. Shalf, and J. Vetter. Reimagining codesign for advanced scientific computing: Report for the ASCR workshop on reimagining codesign. Technical report, 2021b

3. J. A. Ang, A. A. Chien, S. Hammond, A. Hoisie, I. Karlin, S. Pakin, J. Shalf, and J. S. Vetter. Position papers for the ASCR workshop on reimagining codesign. Technical report, 2021c

4. B. Tine, F. Elsabbagh, L. Seyong, J. Vetter, and H. Kim. POSTER: Cash: A single-source hardware-software codesign framework for rapid prototyping. Technical report, 2020a

5. B. Tine, S. Lee, J. Vetter, and H. Kim. POSTER: Productive hardware designs using hybrid HLS-RTL development. Technical report, 2020b

6. M. A. Heroux, J. Carter, R. Thakur, L. McInnes, J. Ahrens, T. Munson, J. Robert Neely, and J. S. Vetter. ECP software technology capability assessment report. Technical report, Oak Ridge National Lab.(ORNL), Oak Ridge, TN (United States), 2020

7. J. S. Vetter, R. Brightwell, M. Gokhale, P. McCormick, R. Ross, J. Shalf, K. Antypas, D. Donofrio, T. Humble, C. Schuman, B. Van Essen, S. Yoo, A. Aiken, D. Bernholdt, S. Byna, K. Cameron, F. Cappello, B. Chapman, A. Chien, M. Hall, R. Hartman-Baker, Z. Lan, M. Lang, J. Leidel, S. Li, R. Lucas, J. Mellor-Crummey, P. Peltz Jr., T. Peterka, M. Strout, and J. Wilke. Extreme heterogeneity 2018 - productive computational science in the era of extreme heterogeneity: Report for DOE ASCR workshop on extreme heterogeneity. Technical report, USDOE Office of Science (SC) (United States), 2018

8. M. A. Heroux, J. Carter, R. Thakur, J. Vetter, L. C. McInnes, J. Ahrens, and J. R. Neely. ECP software technology capability assessment report. Technical Report ECP-RPT-ST-0001-2018 United States 10.2172/1463232 ORNL English, Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States), 2018

9. J. Vetter, A. Almgren, P. DeMar, K. Riley, K. Antypas, D. Bard, R. Coffey, E. Dart, S. Dosanjh, and R. Gerber. Advanced scientific computing research exascale requirements review. an office of science review sponsored by advanced scientific computing research, september 27-29, 2016, rockville, maryland. Technical report, Argonne National Lab.(ANL), Argonne, IL (United States). Argonne Leadership Computing Facility, 2017b

10. A. Almgren, P. DeMar, J. Vetter, K. Riley, K. Antypas, D. Bard, R. Coffey, E. Dart, S. Dosanjh, R. Gerber, J. Hack, I. Monga, M. E. Papka, L. Rotman, T. Straatsma, J. Wells, D. E. Bernholdt, W. Bethel, G. Bosilca, F. Cappello, T. Gamblin, S. Habib, J. Hill, J. K. Hollingsworth, L. C. McInnes, K. Mohror, S. Moore, K. Moreland, R. Roser, S. Shende, G. Shipman, and S. Williams. Advanced scientific computing research exascale requirements review. an office of science review sponsored by advanced scientific computing research, september 27-29, 2016, rockville, maryland. Technical report, ; Argonne National Lab. (ANL), Argonne, IL (United States). Argonne Leadership Computing Facility, 2017

11. J. Kim, S. Lee, and J. S. Vetter. An openACC-based unified programming model for multi-accelerator systems (poster). Technical report, ACM, 2015

12. R. Carlson, L. Carrington, B. Childers, J. Hiller, A. Hoisie, D. Kerbyson, M. Schultz, D. Shaffer, A. Srivastava, J. S. Vetter, N. Wheeler, and S. Yalamanchili. Workshop on modeling and simulation of systems and applications. Technical report, Pacific Northwest National Laboratory, 2015

13. S. Mittal and J. S. Vetter. A survey of software techniques for using non-volatile memories for storage and main memory systems. Technical Report ORNL/TM-2014/633, Oak Ridge National Laboratory, 2014b

14. K. Fukuda, N. Maruyama, J. S. Meredith, J. S. Vetter, and S. Matsuoka. Performance modeling of a hierarchical N-body algorithm for arbitrary particle distribution. Technical report, Information Processing Society Japan (IPSJ), 2014

15. B. Chapman, H. Calandra, S. Crivelli, J. Dongarra, J. Hittinger, S. A. Lathrop, V. Sarkar, E. Stahlberg, J. S. Vetter, and D. Williams. DOE advanced scientific advisory committee (ASCAC): Workforce subcommittee letter. Technical report, ; USDOE Office of Science (SC) (United States), 2014

16. A. Hoisie, D. Kerbyson, R. Lucas, A. Rodrigues, J. Shalf, and J. S. Vetter. Report on the ASCR workshop on modeling and simulation of exascale systems and applications. Technical report, U.S. Department of Energy, Office of Science, Office of Advanced Scientific Computing Research (ASCR), 2012

17. S. Hemmert, J. Ang, P. Chiang, B. Carnes, D. Doerfler, M. Leininger, S. Dosanjh, P. Fields, K. Koch, J. Laros, J. Noe, T. Quinn, J. Torrellas, J. Vetter, C. Wampler, and A. White. Exascale hardware architectures working group. Technical report, 2011

18. K. S. Hemmert, J. S. Vetter, K. Bergman, C. Das, A. Emami, C. Janssen, D. K. Panda, C. Stunkel, K. Underwood, and S. Yalamanchili. IAA interconnection networks workshop 2008. Technical Report FTGTR-2009-03, Oak Ridge National Laboratory, Future Technologies Group, 2008

19. J. S. Vetter, F. Johnson, T. Hoang, B. de Supinski, B. Miller, M. Zosel, S. Coghlan, A. Geist, J. Hollingsworth, C. Janssen, B. Mohr, R. Oldehoeft, C. Rasmussen, and D. Reed. Report from the workshop on software development tools for petascale computing (SDTPC). Technical report, US Department of Energy, 2007

20. N. Bhatia, S. R. Alam, and J. S. Vetter. Performance modeling of emerging HPC architectures. Technical report, 2006

21. P. K. Agarwal, D. Bauer, P. Chandramohan, T. Dunigan, G. Fann, F. Jaeger, G. Kora, V. Meunier, N. F. Samatova, R. S. Studham, B. Sumpter, R. Toedte, J. S. Vetter, P. Worley, R. Latham, R. B. Ross, R. Thakur, M. Guest, J. Ahrens, R. Bleck, L. Oliker, A. Shoshani, and D. Xu. Evaluation of the SGI altix 3700 at oak ridge national laboratory. Technical report, Center for Computational Sciences, Computer Science and Mathematics Divsion, Oak Ridge National Laboratory, 2004b

22. J. S. Vetter, T. L. Windus, and B. Gorda. Performance metrics for high end computing. Prepared in response to the invitation to submit white papers to high end computing revitalization task force, 2003

23. F. Mueller, D. Lowenthal, J. S. Vetter, and V. Freeh. Performance analysis, scalability assessment and optimizations for high-end computing platforms. Prepared in response to the invitation to submit white papers to high end computing revitalization task force, 2003

24. C. F. McMillan, T. F. Adams, M. G. McCoy, R. B. Christensen, B. S. Pudliner, M. R. Zika, P. S. Brantley, J. S. Vetter, and J. M. May. Computational challenges in nuclear weapons simulation. Report UCRL-JC-155202, Lawrence Livermore National Laboratory, 2003

25. D. H. Bailey, B. de Supinski, J. Dongarra, T. Dunigan, G. Gao, A. Hoisie, P. Hovland, J. Hollingsworth, D. Jefferson, C. Kamath, A. Malony, B. Norris, D. Quinlan, S. McKee, C. Mendes, S. Moore, D. Reed, A. Snavely, E. Strohmaier, J. S. Vetter, and P. Worley. Performance technologies for peta-scale systems: A white paper prepared by the performance evaluation research center and collaborators. Prepared in response to the invitation to submit white papers to high end computing revitalization task force, 2003

26. S. Ashby, D. H. Bailey, M. Blackmon, P. Bohrer, K. Cameron, C. DeTar, J. Dongarra, D. Dwoyer, P. Freeman, A. Gheith, B. Gorda, G. Hammer, W. Felter, J. Kepner, D. Koester, S. McKee, D. Nelson, J. Nichols, M. Vahle, J. S. Vetter, T. Windus, and P. Worley. Performance modeling, metrics and specifications: Report of high end computing revitalization task force (HECRTF) working group six. Technical report, 2003

27. J. S. Vetter. Experiences using computational steering on existing scientific applications. Technical report, 1999

28. W. Ribarsky, J. Tumblin, G. Newton, R. Nowicki, and J. S. Vetter. GLYPHMAKER: An interactive, programmerless approach for customizing, exploring, and analyzing visual data representatives. Technical Report GIT-GVU-93-26, Graphics, Visualization, and Usability Center, Georgia Tech, 1994

5.6 PhD Thesis

1. J. S. Vetter. *Techniques and optimizations for high performance computational steering.* Ph.d., 1998

6 Presentations

Vetter was the speaker for all of the presentations listed in this section.

6.1 Keynote

1. *Deep Codesign in the Post-Exascale Computing Era* , Georgia Institute of Technology, Atlanta, 2023. [more]
2. *Preparing for Post-Exascale Computing*, 30th Anniversary Symposium for the Center for Computational Sciences at the University of Tsukuba, Tsukuba, 2022.
3. *RSDHA: Redefining Scalability for Diversely Heterogeneous Architectures Workshop*, SC21, St Louis, 2021.
4. *Preparing for Extreme Heterogeneity in High Performance Computing*, 19th ECMWF Workshop on High Performance Computing in Meteorology , Bologna, 2021.
5. *Preparing for Extreme Heterogeneity in High Performance Computing*, 9th Annual Oak Ridge Postdoctoral Association Research Symposium, ORNL, 2021.
6. *Preparing for Extreme Heterogeneity in High Performance Computing*, 18th Annual Workshop on Charm++ and its Applications, UIUC, 2020.
7. *Preparing for Extreme Heterogeneity in High Performance Computing*, 33rd Workshop on Languages and Compilers for Parallel Computing (LCPC) , Stony Brook University, 2020.
8. *Preparing for Extreme Heterogeneity in High Performance Computing*, RIKEN R-CCS, Kobe, 2020.
9. *Preparing for Extreme Heterogeneity in HPC*, PPAM 2019, Bialystok, Poland, 2019.
10. *Preparing for Extreme Heterogeneity in High Performance Computing*, Rocky Mountain Advanced Computing Consortium Symposium , Boulder, 2019.
11. *Preparing for Extreme Heterogeneity in HPC*, Barcelona Supercomputing Center, Barcelona, 2019.
12. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , Exascale Application and Software Conference (EASC), Edinburgh, 2018.
13. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , 12th International Conference on Parallel Processing and Applications, Lublin, 2017.
14. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , ExaComm: Third International Workshop on Communication Architectures for HPC, Big Data, Deep Learning and Clouds at Extreme Scale, Frankfurt, 2017.
15. *Preparing for Supercomputing's Sixth Wave*, ACM Symposium on High-Performance Parallel and Distributed Computing (HPDC), Kyoto, 2016.
16. *Exploring Emerging Technologies in the HPC Co-Design Space*, 11th International Conference on Parallel Processing and Applications, Krakow, 2015.
17. *Exploring Emerging Technologies in the HPC Co-design Space*, 2nd International HPC Forum, Tianjin, 2015.
18. *Exploring Emerging Technologies in the HPC Co-design Space*, Workshop on Accelerator Programming using Directives (WACCPD), New Orleans, 2014.
19. *Exploring Emerging Technologies in the HPC Co-design Space*, International Conference on Energy-Aware High Performance Computing, Dresden, Germany, 2014.

20. *Exploring Emerging Technologies in the HPC Co-design Space*, AsHES Workshop (in conjunction with IPDPS), Phoenix, 2014.

21. *Exploring Emerging Technologies in the HPC Co-design Space*, FRCRC High Performance Computing Symposium, Laramie, WY, 2013.

22. *On the Road to Exascale: Lessons from Contemporary Scalable GPU Systems*, ATIP/A*CRC/NSF Workshop on Accelerator Technologies for High-Performance Computing, Singapore, 2012.

23. *Emerging Architectures on the Pathway to Exascale Computing*, HP-Cast, Hamburg, 2011.

6.2 Plenary

1. *Architecting and Programming Future Extremely Heterogeneous Systems*, MODSIM 2019, Seattle, 2019.

2. *The Coming Age of Extreme Heterogeneity*, ATPESC: Argonne Training Program on Extreme-Scale Computing , Chicago, 2019. [more]

3. *Preparing for Supercomputing's Sixth Wave*, CHPC National Meeting 2016, East London, South Africa, 2016.

4. *Exploring Emerging Technologies in the HPC Co-design Space*, 10th International Conf Parallel Processing and Applied Mathematics, Warsaw, 2013.

5. *Automated Exploration of the HPC Codesign Space*, International HPC Forum (IHPCF), Changsha, China, 2013.

6. *Automated Exploration of the HPC Codesign Space with Aspen*, 1st International Workshop on Strategic Development of High Performance Computers, Tsukuba, Japan, 2013.

7. *Emerging Technologies on the Pathway to Exascale*, PRACE Future Technologies Workshop, Daresbury, 2012.

8. *The Critical Role of Software Infrastructure in Future Exascale Systems*, 40th SPEEDUP Workshop, Basel, Switzerland, 2012.

9. *The Critical Role of Software Infrastructure in Future Exascale Systems*, NVIDIA GTC Asia, Beijing, 2011.

10. *On the path to Exascale: Deploying an Emerging HPC Architecture*, DOE Exascale Tools Workshop, Annapolis, 2011.

11. *Toward Exascale Computational Science: the Role of Emerging Technologies*, SC10 Broader Engagement Workshop, New Orleans, 2010.

12. *Toward Exascale Computational Science with Graphics Processors*, Cray Asia Technical Workshop, Tokyo, 2009.

13. *Toward Exascale Computational Science with Graphics Processors*, NVIDIA GPU Technical Conference, San Jose, 2009.

14. *Application Accelerators: Deus ex machina?*, High Performance Embedded Computing Workshop, Lexington, MA, 2009.

15. *Pioneering Science Applications and Breakthroughs on Jaguar*, International Supercomputing Conference, Hamburg, Germany, 2009.

16. *Embracing Uncertainty: Performance analysis and prediction on next-generation computer architectures*, DOE SciDAC Conference, San Francisco, 2005.

6.3 Invited

1. *Abisko: Deep Codesign of an Energy-Optimized, High Performance Neuromorhpic Accelerator*, AI-Enhanced Co-Design for Next-Generation Microelectronics, Virtual, 2023.
2. *Deep Codesign in the Post-Exascale Computing Era* , Multicore World, Wellington, 2023.
3. *Pondering Post Exascale Computing*, CCDSC, Lyon, 2022.
4. *Abisko: Microelectronics Codesign Across the Computing Stack*, Salishan Conference on High Speed Computing, Salishan, 2022.
5. *Abisko: Deep Codesign of an Energy-Optimized, High Performance Neuromorhpic Accelerator*, Neuro-Inspired Computational Elements (NICE), Heidelberg, 2022.
6. *Preparing for Extreme Heterogeneity in High Performance Computing*, ISC, Frankfurt, 2021.
7. *SC20 Test of Time Award Presentation*, SC20, Atlanta, 2020.
8. *Preparing for Extreme Heterogeneity in High Performance Computing*, Multicore World 2020, Wellington, 2020.
9. *Preparing for Extreme Heterogeneity in High Performance Computing*, Australian National University, Canberra, 2020.
10. *A Perspective on AI in Computational Science and High Performance Computing*, MLSYS Workshop on Software-Hardware Codesign for ML Workloads, Austin, 2020.
11. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing*, ISC, Frankfurt, 2019.
12. *Architecting and Programming Heterogeneous Memory Systems*, PASC, Zurich, 2019.
13. *Preparing for Extreme Heterogeneity in HPC*, NITRD HEC IA Working Group, Washington, DC, 2019.
14. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , University of Queensland, Brisbane, 2019.
15. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , Multicore World 2019, Wellington, 2019.
16. *Preparing for Extreme Heterogeneity in HPC*, ASCR Applied Math PI Meeting, Rockville, MD, 2019.
17. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , TU Darmstadt, Darmstadt, 2018.
18. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , KTH Royal Institute of Technology, Stockholm, 2018.
19. *Preparing for Extreme Heterogeneity in HPC*, CCDSC, Lyon, France, 2018.
20. *Preparing for Extreme Heterogeneity in HPC*, Symposium on Materials Genome Initiative at Exascale, Spetses, Greece, 2018.
21. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , Queens University, Belfast, 2018.
22. *DRAGON: Efficiently Increasing GPU Memory Capacity with NVM* , 5th DOE/MEXT Workshop, Tokyo, 2018.
23. *Working toward performance portability for FPGAs in High Performance Computing*, 3rd International Workshop on FPGA for HPC (IWFH), Tokyo, 2018.

24. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , National Supercomputing Center in Guangzhou, Guangzhou, 2017.

25. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , ICM, Warsaw, 2017.

26. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , 2017 High Performance Computing (HPC) and Data Analytics Workshop, Hanover, MD, 2017.

27. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing* , CHPC National Meeting 2016, East London, South Africa, 2016.

28. *Performance Portability for Extreme Scale High Performance Reconfigurable Computing* , Workshop on FPGAs for Scientific Simulation and Data Analytics, NCSA, 2016.

29. *Performance Portability for Extreme Scale High Performance Computing* , Workshop on Clusters, Clouds, and Data for Scientific Computing, Lyon, 2016.

30. *Performance Portability for Extreme Scale High Performance Computing* , National Supercomputing Center in Guangzhou, Guangzhou, 2016.

31. *Performance Portability for Extreme Scale High Performance Computing* , International Workshop on HPC Architecture, Software, and Application at an Extreme Scale @ National Supercomputing Center in Wuxi, Wuxi, 2016.

32. *Exploring Emerging Technologies for Extreme Scale High Performance Computing*, Ecole Polytechnique Federale de Lausanne (EPFL), Geneva, 2016.

33. *Understanding Portability of a High-Level Programming Model on Diverse HPC Architectures*, ADAC Workshop Switzerland 2016, Lugano, 2016.

34. *Using Application-Specific Performance Models to Inform Dynamic Scheduling*, 6th International Workshop on Runtime and Operating Systems for Supercomputers (ROSS), Kyoto, 2016.

35. *Using Application-Specific Performance Models to Inform Dynamic Scheduling*, 11th Scheduling for Large Scale Systems Workshop, Nashville, 2016.

36. *Managing the Memory Hierarchy*, SOS20, Asheville, 2016.

37. *Exploring Emerging Memory Technologies in Extreme Scale High Performance Computing*, Forschungszentrum Julich GmbH, Julich Supercomputing Centre (JSC), Julich, 2016.

38. *Managing the Emerging Complexity Wall of Extreme Scale High Performance Computing*, University of Tennessee, Knoxville, Knoxville, 2016.

39. *Exploring Emerging Technologies in the HPC Co-Design Space*, SPPEXA Symposium, Munich, 2016.

40. *Exploring Emerging Technologies in the HPC Co-Design Space*, Barcelona Supercomputing Center, Barcelona, 2015.

41. *Exploring Emerging Technologies in the HPC Co-Design Space*, ISC Workshop on Performance Modeling: Methods and Applications, Frankfurt, 2015.

42. *Quantitatively Modeling Application Resilience with the Data Vulnerability Factor*, Schloss Dagstuhl, Wadern, 2015.

43. *Quantitatively Modeling Application Resilience with the Data Vulnerability Factor*, Salishan Conference on High-speed Computing, Gleneden Beach, OR, 2015.

44. *Exploring Emerging Technologies in the HPC Co-Design Space*, JST/CREST International Symposium on Post Petascale System Software, Kobe, 2014.

45. *Exploring Emerging Technologies in the HPC Co-Design Space*, Clusters, Clouds, and Data for Scientific Computing (CCDSC), Lyon, 2014.

46. *Exploring Emerging Technologies in the HPC Co-Design Space*, Institute of Computational Science, Universita della Svizzera italina, Lugano, 2014.

47. *Exploring Emerging Technologies in the HPC Co-design Space*, IBM TJ Watson Research Center, Yorktown, 2014.

48. *Exploring Emerging Technologies in the HPC Co-design Space*, Qatar Computing Research Institute, Doha, 2014.

49. *Exploring Emerging Technologies in the HPC Co-Design Space*, American Physical Society (APS) March Meeting, Denver, 2014.

50. *Exploring Emerging Technologies in the HPC Co-Design Space*, Tokyo Institute of Technology, Tokyo, 2014.

51. *Exploring Emerging Technologies in the HPC Co-Design Space*, Tokyo Institute of Technology Exhibit @ SC13, Denver, 2013.

52. *Exploring Emerging Technologies in the HPC Co-Design Space*, Department of Energy Exhibit @ SC13, Denver, 2013. [more]

53. *Exploring Emerging Technologies in the HPC Co-Design Space*, NVIDIA GPU Technology Theatre @ SC13, Denver, 2013.

54. *Exploring Emerging Technologies in the HPC Co-Design Space*, Swiss Federal Supercomputing Centre, Lugano, 2013.

55. *Intersection of Big Computing and Big Data*, SOS17, Jekyll Island, Georgia, 2013.

56. *Creating Effective Teams*, DOE CMD-IT National Laboratories Professional Development Workshop for Underrepresented Participants, ORNL, Oak Ridge, 2013.

57. *Classifying Soft Error Vulnerabilities in Extreme-Scale Scientific Applications Using a Binary Instrumentation Tool*, SIAM CSE Conference, Boston, 2013.

58. *Vancouver – Unlocking the Potential of Scalable Heterogeneous Systems*, DOE Exascale Research Conference, Arlington, 2012.

59. *Aspen: a performance modeling language for codesigning Exascale applications and architectures*, Clusters, Clouds, and Data for Scientific Computing, Lyon, 2012.

60. *Emerging Technologies on the Pathway to Exascale*, Institute for Defense Analysis, Bowie, 2012.

61. *SHOC and AWE! An update on the Scalable Heterogeneous Computing Benchmark Suite*, Salishan Conference on High-Speed Computing (Random Access session), Lincoln City, OR, 2012.

62. *The Critical Role of Programming Systems in Future Exascale Systems*, CSE Seminar, University of Michigan, Ann Arbor, 2012.

63. *Blackcomb Hardware software Co-design for Nonvolatile Memory in Exascale Systems*, SOS16, Santa Barbara, 2012.

64. *NSF Keeneland Project*, NCAR Workshop on Programming weather, climate, and earth-system models on heterogeneous multi-core platforms, Boulder, 2011.

65. *Emerging Architectures on the Pathway to Exascale Computing*, Institute for Nuclear Theory: Extreme Computing and its Applications, Seattle, 2011.

66. *The Under-appreciated Exascale Challenge: Memory and Storage*, International Supercomputing Conference, Hamburg, 2011.

67. *Emerging Technologies on the Pathway to Exascale Computing*, USC-DOE conference on Materials for Energy Applications - Experiment, Modeling and Simulations, Los Angeles, 2011.

68. *Programming Heterogeneous Systems Productively*, SOS15, Engelberg, Switzerland, 2011.

69. *Transformational Computational Science: Past, Present, and Future*, Convocation for Georgia Tech School of Computational Science and Engineering, Atlanta, 2011.

70. *Toward Exascale Computational Science with Graphics Processors*, Tokyo Institute of Technology, Tokyo, 2009.

71. *HPC Interconnection Networks*, SOS13, Hilton Head, 2009.

72. *HPC Interconnection Networks – The Key to Exascale Computing*, HPC 2008 – Advanced Research workshop on High Performance Computing, Cetraro, Italy, 2008.

73. *Tightly-coupled heterogeneous computing – deux ex machina*, DOE High Performance Computer Science Week, Denver, 2008.

74. *Performance Modeling and Analysis on Multi-Paradigm Computing Systems Challenges and Opportunities*, Dagstuhl Seminar 07341: Code Instrumentation and Modeling for Parallel Performance Analysis, Wadern, 2007.

75. *The Future of Performance Engineering in HPC*, DOE Advanced Scientific Computing Advisory Committee (ASCAC), Washington, DC, 2007.

76. *Application Accelerators: dues ex machina?*, Purdue University – Computing Research Institute, West Lafayette, 2007.

77. *Application Accelerators: dues ex machina?*, Clusters and Computational Grids for Scientific Computing, Asheville, 2006.

78. *Symbolic Modeling Techniques for Symbolic Modeling Techniques for Next Next-Generation Applications and Generation Applications and Architectures*, DARPA High Productivity Computing Systems Workshop, Denver, 2006.

79. *Overview of Future Technologies at ORNL*, Atomic Weapons Establishment (AWE) seminar, Aldermaston, 2005.

80. *Performance Modeling and Analysis: Striking a Balance between Resolution and Insight*, Intel Clustering Workshop, Toronto, 2004.

81. *A Progress Report on the Cray X1 Evaluation at the Center for Computational Sciences at ORNL*, Cray Users Group (CUG) Meeting, Knoxville, TN, 2004.

82. *Performance Analysis of Ultrascale Systems Using Performance Counters*, SIAM Conf. Parallel Processing for Scientific Computing, San Francisco, 2004.

83. *Performance modeling and analysis: striking a balance between resolution and insight*, SC2003 APART Workshop, Phoenix, 2003.

84. *Performance Analysis and Modeling of High End Computing Systems*, Oak Ridge National Laboratory, Oak Ridge, 2003.

85. *Performance Analysis and Modeling of High End Computing Systems*, University of Tennessee Computer Science Department, Knoxville, TN, 2003.

86. *Performance Analysis and Modeling of High End Computing Systems*, HPC User Forum, Princeton, 2003.

87. *Performance Analysis and Modeling of High End Computing Systems*, University of Rochester Computer Science Colloquium, Rochester, NY, 2003.

88. *Performance Analysis and Modeling of High End Computing Systems*, ParCo Symposium on Performance Analysis and Modeling, Dresden, Germany, 2003.

89. *Performance Analysis and Modeling of High End Computing Systems*, Zentrum für Hochleistungsrechnen, Technische Universität Dresden, Dresden, Germany, 2003.

90. *Performance Analysis and Modeling of High End Computing Systems*, Performance Evaluation Research Center (PERC) Workshop on Benchmarking, Performance Analysis and Modeling, Berkeley, CA, 2003.

91. *ASCI Experiences: ASCI Tools and Opportunities to Leverage DOE Infrastructure*, NSF NPACI All Hands Meeting, San Diego, 2003.

92. *Performance Analysis and Modeling of Terascale Applications: Striking a Balance between Resolution and Insight*, NSF NPACI All Hands Meeting, San Diego, 2003.

93. *Characterization and performance modeling of scalable scientific applications*, Lawrence Berkeley National Laboratory, Berkeley, CA, 2002.

94. *Scalable performance analysis and prediction techniques for terascale computing*, DARPA HPCS PI Meeting, Phoenix, 2002.

95. *Scalable performance analysis and prediction techniques for terascale computing*, University of Texas, Austin, Austin, 2002.

96. *A performance data explosion: striking an appropriate balance between resolution and insight*, LACSI Performance Tools Workshop, Santa Fe, 2001.

97. *Automated techniques for terascale performance analysis*, Lawrence Berkeley National Laboratory, Berkeley, CA, 2001.

98. *Techniques for high performance computational steering*, Microsoft Research, Seattle, 1999.

99. *Techniques for high performance computational steering*, University of New Mexico, Albuquerque, 1999.

100. *Techniques for high performance computational steering*, Lawrence Livermore National Laboratory, Berkeley, CA, 1999.

101. *Techniques for high performance computational steering*, University of Arizona, Tucson, 1999.

102. *Techniques for high performance computational steering*, University of Minnesota, Twin Cities, 1999.

6.4 Contributed

1. *CLACC: OpenACC for LLVM*, EuroLLVM, Bristol, 2018.

2. *Exploring Extreme Heterogeneity with Analytical Modeling*, SIAM PP18 MS111, Tokyo, 2018.

3. *Performance Engineering of Emerging Memory Systems* , SIAM PP18 MS41, Tokyo, 2018.

4. *Programming Nonvolatile Memory Systems*, Salishan Conference on High Speed Computing (Random Access Talk), Gleneden Beach, Oregon, 2016.

5. *Understanding Portability of a High-Level Programming Model on Diverse HPC Architectures*, DOE Centers of Excellence Performance Portability Meeting, Glendale, AZ, 2016.

6. *Exploring Emerging Technologies in the HPC Co-Design Space*, Exascale Application and Software Conference, Edinburgh, 2015.

6.5 Panel

1. *Panel: Runtime and System Software for future extreme-scale systems*, Symposium in Honor of Rusty Lusk, Argonne National Lab, 2023.
2. *BOF: Julia for HPC*, SC22, Dallas, 2022.
3. *Runtimes Systems for Extreme Heterogeneity: Challenges and Opportunities*, SC22, Dallas, 2022.
4. *Do Domain-Specific Processors Need a Domain-Specific Networks?*, SC22, Dallas, 2022.
5. *BOF: Advances in FPGA Programming and Technology for HPC*, SC22, Dallas, 2022.
6. *Revisiting Predictions from the IESP (and other Exascale) Workshops*, Exascale Computing Project Annual Meeting, Kansas City, 2022.
7. *BOF: Advanced Architecture Testbeds: Community Resources for Enhanced HPC Research*, SC21, St Louis, 2021.
8. *BOF: Successful FPGA Programming Methods and Tools for HPC*, SC21, St Louis, 2021.
9. *Abstraction, Orchestration and Modelling of Data Movement in Heterogeneous Memory Systems*, PASC, Geneva, 2021.
10. *Panel: Productivity*, NITRD Workshop on Software in the Era of Extreme Heterogeneity, Virtual, 2020.
11. *BoF: Advanced Architecture Testbeds: Community Resources for Enhanced HPC Research*, SC19, Denver, 2019.
12. *BoF: Reconfigurable/FPGA Clusters for High Performance Computing*, SC19, Denver, 2019.
13. *Reconfigurable Computing in HPC: Success Stories Today and Future?*, SC19, Denver, 2019.
14. *Software and Hardware Support for Programming Heterogeneous Memory*, SC19 MCHPC Workshop, Denver, 2019.
15. *Preparing for Extreme Heterogeneity in HPC*, NITRD Future Computing Community of Interest Meeting, Washington, DC, 2019.
16. *Volunteer Opportunities for SC Conference Planning*, SC18, Dallas, 2018.
17. *Advanced Architecture Testbeds: A Catalyst for Co-design Collaborations*, SC18, Dallas, 2018.
18. *Revisiting the 2008 ExaScale Computing Study and Venturing Predictions for 2028*, SC18, Dallas, 2018.
19. *Benchmarking Scientific Reconfigurable / FPGA Computing*, SC18, Dallas, 2018.
20. *Memory Systems Problems and Solutions*, MEMSYS, Washington, DC, 2018.
21. *Reconf500: Can we join the 500 club?*, 3rd International Workshop on FPGA for HPC (IWFH), Tokyo, 2018.
22. *Computing in the Post-Moore Era*, SIAM PP18, Tokyo, 2018.
23. *Post Moore Supercomputing*, SC17, Denver, 2017.
24. *Post Moore's Era Supercomputing in 20 Years (PMES) Panel*, SC16 Panel, Salt Lake City, 2016.
25. *Post Moores Era Supercomputing*, SC16, Salt Lake City, 2016.
26. *Opportunities for HPC based on OpenPOWER Technologies*, International Workshop on OpenPOWER for HPC (IWOPH'16) @ ISC16, Frankfurt, 2016.

27. *Parallel Programming*, ISC, Frankfurt, 2016.

28. *Towards Exascale Memory Systems*, 17th SIAM Conference on Parallel Processing for Scientific Computing, Paris, 2016.

29. *HPC and Big Data Convergence*, 2nd International HPC Forum, Tianjin, 2015.

30. *Exascaling your Applications*, NVIDIA GTC 2012, San Jose, 2012.

31. *Working with Funding Agencies*, NSF Academic Workshop in Computing for Underrepresented Participants, Atlanta, 2012.

32. *DARPA UHPC: Echelon and CHASM*, HPCC, Newport, RI, 2011.

33. *Is PGAS right for heterogeneous computing*, PGAS Conference, Ashburn, VA, 2009.

34. *Concurrency-Related Challenges*, Advanced Computing Systems Research Program, Annapolis, 2009.

35. *Programming Accelerator Clusters — Where Do We Go From Here?*, Workshop on Parallel Programming on Accelerator Clusters (PPAC), New Orleans, 2009.

36. *A Multidisciplinary Approach to Resilience*, International Supercomputing Conference, Hamburg, Germany, 2009.

37. *Past, Present, and Future of Parallel Processing – ICPP 35th Anniversary Panel*, International Conf. Parallel Processing, Columbus, 2006.

38. *How video games and multimedia will affect the HPC industry?*, International Conf. Parallel Processing, Oslo, 2005.

39. *Future Directions for HPC*, SOS9 Workshop, Davos, 2005.

40. *High Performance Computing: Successes, Failures, and Future Directions*, ACS/IEEE International Conference on Computer Systems and Applications, Cairo, 2005.

41. *HPCchallenge Benchmarks: An Expanded View of High End Computer (HEC) Performance*, SC2004 High Performance Computing, Networking, and Storage, Pittsburgh, 2004.

42. *Design and evaluation of future computing architectures*, Fall Creek Falls Computing workshop, Fall Creek, TN, 2004.

43. *OS and System Software for Ultrascale Architectures*, SOS8 Workshop, Charleston, 2004.

44. *A Science-Based Path to Petascale Computing*, Intel HPC Roundtable, Portland, OR, 2004.

6.6 Tutorial

1. *Scalable Heterogeneous Computing on GPU Clusters*, SC12, Salt Lake City, 2012.

2. *M12: Scalable Heterogeneous Computing on GPU Clusters*, SC11, Seattle, 2011.

3. *NSF Keeneland GPU Tutorial and Workshop*, Georgia Institute of Technology, Atlanta, 2011.

7 Software Products

1. HeCBench: a SYCL benchmark suite for heterogeneous computing. https://github.com/zjin-lcf/HeCBench
2. IRIS: Intelligent Runtime Systems for Heterogeneous Computing. https://github.com/ORNL/iris/
3. Siena: exploring the design space of heterogeneous memory systems. https://github.com/ORNL/siena-mem
4. Papyrus: Parallel Aggregate Persistent Storage. https://code.ornl.gov/eck/papyrus
5. DESTINY: a 3D design-space exploration tool for SRAM, eDRAM and non-volatile memory. https://code.ornl.gov/3d_cache_modeling_tool/destiny
6. Open Accelerator Research Compiler (OpenARC). http://ft.ornl.gov/research/openarc
7. SHOC – Scalable HeterOgeneous Computing Benchmark Suite. https://github.com/vetter/shoc
8. mpiP – Lightweight, scalable MPI profiling tool. Verified to over 200k processors. https://github.com/LLNL/mpiP
9. Sequoia – Tool for application performance modeling and characterization.
10. Umpire – Tool for verifying the correctness of MPI applications dynamically at runtime. Inspired Intel's Message Checker™ in the Intel Cluster Toolkit™.
11. Photon – Novel implementation of MPI that supports statistical message sampling for performance analysis.
12. Performance assertions – Annotation and runtime toolkit for explicit assertion of performance expectations in HEC applications.

8 Patents

1. *Circular queue management with split indexes.* US Patent 11,693,663. Application awarded July 2023.
2. *Performance analysis of distributed applications using automatic classification of communication inefficiencies.* US Patent 6,850,920. Application awarded February 2005.

9 Professional Activities and Service

9.1 Leadership

1. 2023, Chiplets for HPC workshop, Organizing Committee
2. 2020, SRC Decadal Plan for Semiconductors, Executive Committee
3. 2020, NITRD Workshop on Software in the Era of Extreme Heterogeneity, Advisor
4. 2018, Third International Workshop on Post Moores Supercomputing, Co-chair
5. 2018, ASCR Workshop on Extreme Heterogeneity in High Performance Computing, Chair
6. 2018, HPC Asia 2018: International Conference on High Performance Computing in Asia Pacific Region, Steering Committee
7. 2017, Dagstuhl Seminar 17431: Performance Portability in Extreme Scale Computing: Metrics, Challenges, Solutions, Co-organizer
8. 2017, IEEE Micro: Special Issue on Architectures for the Post-Moore Era, Co-Guest Editor
9. 2017, ISC, Research Posters, Chair
10. 2017, Workshop on HPC Computing in a Post Moore's Law World (HCPM), Co-chair
11. 2017, SC17, Birds-of-a-Feather Chair
12. 2017, Second International Workshop on Post Moores Supercomputing, Co-chair
13. 2016, First International Workshop on Post Moores Supercomputing, Co-chair
14. 2016, Exascale Requirements Review for Advanced Scientific Computing Research (ASCR), Co-chair
15. 2016, International Supercomputing Conference (ISC), Steering Committee
16. 2016, ACM Journal on Emerging Technologies in Computing (JETC), Associate Editor
17. 2015, SC15, Technical Program Chair
18. 2015, ACM Gordon Bell Prize, Deputy Chair
19. 2015, SC, Steering Committee
20. 2014, Workshop on accelerator programming using directives (WACCPD), Steering Committee
21. 2014, SC14, Technical Program Deputy Chair
22. 2014, SC14, Emerging Technologies Co-chair
23. 2014, U. Tsukuba (Japan), Center for Computational Sciences, Chair of External Review Board
24. 2012, SC12, Technical Papers Co-chair
25. 2011, MTAAP 2011, Co-chair
26. 2011, ACM SIGPLAN Workshop on Memory Systems Performance and Correctness (MSPC), General Chair
27. 2010, IPDPS 2010 - IEEE International Parallel and Distributed Processing Symposium, Vice chair for applications
28. 2010, MTAAP 2010 - Workshop on Multithreaded Architectures and Applications, Co-chair

29. 2010, Cross-cutting Technologies for Computing at the Exascale Workshop, Programming Models Theme Leader
30. 2010, ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, Steering Committee
31. 2008, DOE Institute for Advanced Architectures and Algorithms - Interconnections Networks Workshop, Co-chair
32. 2007, DOE Software Development Tools for Petascale Computing Workshop, General Chair
33. 2007, SC07, Disruptive Technologies Chair
34. 2007, IEEE Transactions on Computers, Associate Editor
35. 2007, International Conference on Parallel Processing (ICPP), Vice-Chair for Software Systems
36. 2006, Euro-Par 2006, Vice Chair for Performance
37. 2005, SC05, Technical Papers Area Chair for Performance, Tutorials Committee
38. 2004, Euro-Par 2004, Vice Chair for Performance Evaluation
39. 2004, International Conference on Parallel Processing (ICPP), Vice-Chair for Performance Evaluation
40. 2002, Los Alamos Computer Science Institute (LACSI) Symposium Workshop on Performance Analysis with R. Barrett and A. Malony, Co-chair
41. 2001, Los Alamos Computer Science Institute (LACSI) Symposium Workshop on Performance Analysis with R. Barrett and A. Malony, Co-chair

9.2 Regular

1. 2023, SC23 Technical Papers, Program Committee
2. 2023, IEEE High Performance Extreme Computing Conference (HPEC), Program Committee
3. 2022, IEEE High Performance Extreme Computing Conference (HPEC), Program Committee
4. 2022, SC22 Technical Papers, Program Committee
5. 2022, SC22 Test of Time Award, Program Committee
6. 2021, H2RC Workshop @ SC21, Program Committee
7. 2021, HETEROPAR 2021: Algorithms, Models and Tools for Parallel Computing on Heterogeneous Platforms, Program Committee
8. 2021, CHIUW 2021: 8th Annual Chapel Implementers and Users Workshop, Program Committee
9. 2021, IEEE International Conference on Rebooting Computing (ICRC 2021), Program Committee
10. 2021, IEEE High Performance Extreme Computing Conference (HPEC), Program Committee
11. 2021, DOE ASCR Workshop on Reimagining Codesign, Organizing Committee
12. 2021, PPOPP, Program Committee
13. 2020, SC20 Invited Speakers, Program Committee
14. 2019, IEEE Computer Society Fellow Evaluation Committee, Program Committee
15. 2019, PPOPP, Program Committee

16. 2019, IEEE Conference on Rebooting Computing (ICRC), Program Committee
17. 2019, DOE Artificial Intelligence for Science Town Halls, Technical Topic Leader
18. 2019, DOE ASCR 40 Year Highlights, Committee
19. 2018, Re-Emergence of Vector Architectures (REV-A), Program Committee
20. 2018, IEEE Computer Society Fellow Evaluation Committee, Program Committee
21. 2018, PPOPP, Program Committee
22. 2018, SIAM Parallel Processing Conference, Organizing Committee
23. 2017, International Parallel and Distributed Processing Symposium (IPDPS), Program Committee
24. 2017, PPOPP, Program Committee
25. 2017, International Symposium on Performance Analysis of Systems and Software (ISPASS), Program Committee
26. 2017, Re-Emergence of Vector Architectures (REV-A), Program Committee
27. 2017, IEEE High Performance Extreme Computing Conference (HPEC), Program Committee
28. 2017, 3rd Workshop on Heterogeneous High-performance Reconfigurable Computing , Program Committee
29. 2017, MCHPC2017: Workshop on Memory Centric Programming for HPC, Program Committee
30. 2016, ICS, Program Committee
31. 2016, High Performance Extreme Computing Conference, Program Committee
32. 2016, MODSIM, Organizing Committee
33. 2016, PMMA16, Organizing Committee
34. 2016, ISC, Program Committee
35. 2016, SC16, Program Committee, Technical Papers
36. 2015, MODSIM, Organizing Committee
37. 2015, High Performance Extreme Computing Conference, Program Committee
38. 2015, ASPLOS, Program Committee
39. 2014, DOE ASCAC Workforce Subcommittee, Advisory/Review Committee
40. 2014, PPOPP, Program Committee
41. 2014, ICS, Program Committee
42. 2014, DOE MODSIM 2014, Organizing Committee
43. 2014, MTAAP, Program Committee
44. 2014, High Performance Extreme Computing Conference, Program Committee
45. 2013, High Performance Extreme Computing Conference, Program Committee
46. 2013, MSPC 2013, ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, Program Committee

47. 2013, DOE MODSIM 2013, Organizing Committee
48. 2013, HiPC, Program Committee
49. 2013, SC13, Panels Committee; Gordon Bell Committee; Emerging Technologies Committee
50. 2013, International Parallel and Distributed Processing Symposium (IPDPS), Program Committee
51. 2013, MTAAP, Program Committee
52. 2013, GPGPU6, Program Committee
53. 2012, ISC 2012, Program Committee, Tutorials
54. 2012, ACM ICS, Program Committee
55. 2012, ACM InPar, Program Committee
56. 2012, PPOPP, Program Committee
57. 2011, ACM Workshop on Emerging Applications and Many-Core Architectures (EAMA), Organizing Committee
58. 2011, First International Workshop on Characterizing Applications for Heterogeneous Exascale Systems, Program Committee
59. 2011, ACM Workshop on General Purpose Processing on Graphics Processing Units, Program Committee
60. 2011, SciDAC 2011, Organizing Committee
61. 2011, SC11, Program Committee, Tutorials
62. 2010, SIAM Parallel Processing Conference, Organizing Committee
63. 2010, SC10, Program Committee, Tech Papers
64. 2009, Workshop on Parallel Programming on Accelerator Clusters (PPAC), Program Committee
65. 2009, SC09, Program Committee, Tech Papers
66. 2009, DOE Institute for Advanced Architectures and Algorithms - Workshop on HPC Architectural Simulation (HPCAS-1), Organizing Committee
67. 2009, MTAAP, Program Committee
68. 2008, International Exascale Software Project, Organizing Committee
69. 2008, SC08, Tutorials Committee, Disruptive Technology Committee
70. 2008, SIAM Parallel Processing Conference, Mini-symposium Organizer
71. 2008, IEEE International Symposium on Workload Characterizations, Program Committee
72. 2008, Workshop on Multithreaded Architectures and Applications (MTAAP), Program Committee
73. 2008, Principles and Practice of Parallel Programming (PPOPP), Program Committee
74. 2007, DOE/DOD Workshop on Emerging High Performance Architectures and Applications, Organizing Committee
75. 2007, Institute for Advanced Architectures Workshop on Memory Opportunities for High Performance Computing, Program Committee

76. 2007, ACM Computing Frontiers, Program Committee
77. 2007, IEEE International Symposium on Workload Characterizations, Program Committee
78. 2006, SC06, Exotic Technologies Initiative Committee, Technical Papers Committee
79. 2006, International Parallel and Distributed Processing Symposium (IPDPS), Program Committee
80. 2005, Parallel Computing (ParCo), Program Committee
81. 2005, ACM SIGMETRICS, Program Committee
82. 2005, High Performance Distributed Computing (HPDC), Program Committee
83. 2005, LCI International Conference on Linux Clusters: The HPC Revolution, Program Committee
84. 2005, Workshop on System Management Tools for Large-Scale Parallel Systems, Program Committee
85. 2005, International Parallel and Distributed Processing Symposium (IPDPS), Program Committee
86. 2004, International Conference for High-Performance Computing, Program Committee
87. 2004, Seventh Workshop on Languages, Compilers, and Runtime Support for Scalable Systems (LCR), Program Committee
88. 2003, International Parallel and Distributed Processing Symposium (IPDPS), Program Committee
89. 2003, International Conference on Computational Science, Workshop on Performance Evaluation, Modeling and Analysis of Scientific Applications on Large-Scale Systems, Program Committee
90. 2003, SC03, Program Committee
91. 2003, Parallel Computing (ParCo), Program Committee
92. 2003, Los Alamos Computer Science Institute Symp, Program Committee
93. 2003, National Science Foundation, Proposal Review Panelist
94. 2002, Georgia Tech Center for Experimental Research in Computer Systems, Advisory Panel
95. 2002, LCI International Conference on Linux Clusters: The HPC Revolution, Program Committee
96. 2002, Department of Energy NERSC, Computational Review Panel
97. 2002, Department of Energy. Advanced Scientific Computing Research (ASCR) proposals, Proposal Review Panelist
98. 2001, National Science Foundation, Proposal Review Panelist
99. 2001, Science Foundation Ireland, Proposal Review Panelist
100. 2000, Lawrence Livermore National Laboratory University Collaborative Research Program proposals, Proposal Review Panelist
101. 1998, National Science Foundation, Proposal Review Panelist

10 Funding

10.1 Current

Start	Duration (Years)	Sponsor	Title	Total Award ($K)	Role
2019	3	DOD	Brisbane: Productive Programming Systems in the Era of Extremely Heterogeneous and Ephemeral Computer Architectures	$2,250	PI
2018	4	DARPA	Cosmic Castle: Enabling Codesign of specialized accelerators	$6,000	PI
2017	3	DOE	Panorama360: Performance data capture and analysis for end-to-end scientific workflows	$3,000	Co-PI
2017	3	DOE	Sawtooth: Investigating solutions to memory and storage challenges	$12,000	PI
2017	3	DOE	RAPIDS: SciDAC4 Computer Science and Data Institute	$18,000	Senior
2016	3	DOE	Exascale Computing Project (L3 Manager for Compilers and Tools)	$n/a	Manager
2019	4	DOE	PROTEAS-TUNE: Programming Systems for Emerging Architectures	$13,200	PI

10.2 Pending

Start	Duration (Years)	Sponsor	Title	Total Award ($K)	Role
2020	5	DOE	RAPIDS: SciDAC5 Computer Science and Data Institute	$30,000	Senior

10.3 Completed

Start	Duration (Years)	Sponsor	Title	Total Award ($K)	Role
2017	1	DOE	Preparing for Extreme Heterogeneity in High Performance Computing [Workshop]	$40	OC Member
2016	2	LDRD	Tahoe: Designing and programming exascale memory hierarchies	$720	PI
2016	3	DOE	PROTEAS: Programming Systems for Emerging Architectures	$4,500	PI
2014	3	DOE	Panorama: Predictive Modeling and Diagnostic Monitoring of Extreme Science Workflows	$4,500	Co-PI
2014	3	DOE	ARES: Abstract Representations for Extreme-Scale Software Stack	$3,000	Co-PI
2013	3	DOE	Blackcomb2: Hardware-Software Co-design for Non-Volatile Memory in Exascale System	$2,100	PI
2013	3	DOE	Vancouver2: Designing a Next-Generation Software Infrastructure for Productive Heterogeneous Exascale Computing	$2,100	PI
2013	3	DOE	Oxbow: Synthesizing architectural features for extreme-scale co-design applications	$2,250	PI
2013	3	DOE	Hobbes: OS and Runtime Support for Application Composition	$2,500	Senior
2013	3	DOE	Uncertainty Quantification Methodologies for Enabling Extreme-Scale Science	$2,250	Co-PI
2011	5	DOE	Center for Exascale Simulation of Advanced Reactors (CESAR) Co-Design Center	$20,000	Co-PI
2011	5	DOE	Exascale Co-Design Center for Materials in Extreme Environments (ExMatEx)	$20,000	Co-PI
2010	3	DOE	Blackcomb: Hardware-Software Co-design for Non-Volatile Memory in Exascale System	$3,000	PI
2010	3	DOE	Vancouver: Designing a Next-Generation Software Infrastructure for Productive Heterogeneous Exascale Computing	$2,600	PI
2010	6	NVIDIA	NVIDIA CUDA Center of Excellence (industry grant)	$700	PI
2010	1	Reservoir Labs	Advance Static and Dynamic Mapping of HPC Applications on Petascale Systems	$60	Co-PI

Start	Duration (Years)	Sponsor	Title	Total Award ($K)	Role
2010	2	DARPA	Echelon: Extreme-scale Compute Hierarchies with Efficient Locality-Optimized Nodes	$25,000	Co-PI
2010	2	DARPA	CHASM: Challenge Applications and Scalable Metrics for Ubiquitous High Performance Computing	$7,500	Co-PI
2010	1.5	DOE	SciDAC-e: Enhancing Productivity of Materials Discovery Computations for Solar Fuels and Next Generation Photovoltaics	$110	Co-PI
2009	5	NSF	Keeneland: National Institute for Experimental Computing / 0910735 / Vetter	$12,000	PI
2009	4	NSF	CI-ADDO-NEW: MANIFOLD- A Scalable Simulation Infrastructure for Future Many Core Systems	$1,300	Senior
2009	3	DOE	MOGO: Model Oriented Global Optimization of Petascale Scientific Applications	$1,500	PI
2008	3	DARPA	Blackjack: Evaluation of Architecture-Aware Compiler Environments	$4,500	Co-PI
2008	4	DARPA	Productivity Evaluation of HPCS Architectures	$3,600	PI
2008	1	Advanced Micro Devices	Geneva: Performance Prediction for Tightly Coupled Heterogeneous Processors	$50	PI
2007	3	NSF	NSF CRI: Development of a Research Infrastructure for the Multi-threaded Computing Community Using the Cray Eldorado Platform	$80	
2006	2	ORNL LDRD	An Evolutionary Framework for Porting Applications to Petascale Platforms	$500	
2006	5	DOE	SciDAC Performance Engineering Research Institute	$15,000	Co-PI
2006	5	DOE	SciDAC Scientific Data Management Center	$16,500	Senior
2005	2	ORNL LDRD	Automated Performance Tools for Petascale Systems with Lightweight Compute Node Kernels	$550	
2004	4	National Security Agency	Petascale Single System Image	$1,500	
2004	3	DOE	Modular Linux and Adaptive Runtime support for HEC OS/R Research	$1,500	
2004	2	ORNL LDRD	Exploring Alternative Technologies for Next-Generation Leadership Class Computing	$	
2004	4	DOE	HPCS PetaScale Execution Time Evaluation	$900	
2004	3	DOD HPC-MOD	Specialized Performance Analysis and Modeling of Department of Defense High Performance Computing Modernization Program Applications	$540	
2004	2	DOE	Performance Evaluation Research Center	$	

10.4 Not funded

Start	Duration (Years)	Sponsor	Title	Total Award ($K)	Role
2019	3	DOE	Co-design of in situ Scientific Machine learning Integrated Components	$2,000	Senior
2018	1	NSF	Collaborative: SI2-S2I2 Conceptualization: Software Institute for Robust Science: Reproducibility, Automation and Trust in Software for Science	$	Co-PI
2017	3	DOE	Quantum Sampling Algorithms for Scientific Applications of Machine Learning	$4,500	Senior
2016	3	DOE	Automation for Robust Exascale Workflow Applications	$3,750	Co-PI
2016	3	DOE	Montreux: Performance Characterization, Prediction, and Measurement of ECP Applications	$2,250	PI
2015	4	DARPA	CATALYST (Building Resource Adaptive Software Systems for Heterogeneous, Scalable Computing Systems)	$8,500	PI
2015	3	DOE	Ashland: Globally Optimized Dynamic Resource Management for Distributed Scientific Workflows	$4,500	PI
2015	3	DOE	Silverburn: Measuring, Understanding, and Predicting Behaviors of Emerging Extreme-scale Storage Paradigms	$2,420	PI

Start	Duration (Years)	Sponsor	Title	Total Award ($K)	Role
2015	3	DOE	Whistler: Designing Resilient Next-Generation Memory Systems	$2,100	Co-PI
2015	3	DOE	Resilience Building Blocks	$3,750	Co-PI
2014	5	NSF	FG Cloud	$10,000	Co-PI
1	3	DOE	IDEAS: Interoperable Design of Extreme-scale Application Software	$12,000	Senior
2013	3	DOE	ExaMover: Adaptive Network Transport and Unified I/O Management Framework for Moving Exabyte Data over WAN	$1,800	PI
2013	3	NSF	ABI development: Improving Protein Domain Modeling using Ultrascale Computing	$1,100	Co-PI
2013	5	DOE	E3-S: Exascale End-to-End Solvers for PDE-Based simulation and optimization problems	$4,500	Co-PI
2012	2	ARO	Pinehurst	$1,500	PI
2012	5	DOE	Towards Predictive Exascale Simulations of Materials Interfaces in Extreme Environments	$1,350	Co-PI
2011	5	DOE	SciDAC3: IDEAL: Institute for Data movement and Energy Optimization in Applications (IDEAL)	$3,000	Co-PI
2011	3	NSF	G8: Tempo	$600	Co-PI
2011	3	NSF	G8: XMG	$600	Co-PI
2010	3	NSF	FastReduce: Infrastructure for end-to-end exascale fast multipole methods	$500	Co-PI
2010	3	DOE	Whistler: Integrated Interconnection Networks for Exascale Computing	$100	PI
2010	3	DOE	Breckenridge: GPU Memory Hierarchies for Exascale Systems	$3,600	PI
2010	3	DOE	An Open Integrated Software Stack for Extreme Scale Computing	$15,000	
2010	3	DOE	Large Data Systems – Computational Data Flows for Exascale Machines	$2,700	
2010	5	DOE	Fusion Reactor Exascale Simulation Co-design Center (FRESCO)	$40,000	Co-PI
2010	5	DOE	Combustion Exascale Co-Design Center	$40,000	Co-PI
2010	5	DOE	Exascale Center for Electrochemical Energy storage Devices (ExCEED)	$40,000	Co-PI
2010	3	NSF	Camden: Accelerating the deployment of the Keeneland ID system for production availability	$3,000	PI
2010	1.5	DOE	SciDAC-e: Accelerating Simulations of Interfacial Transport and Reactivity in Energy Materials	$700	Co-PI
2009	3	NSF	A Scalable Metadata Management Framework for ExaByte File Systems	$1,000	
2009	3	DOE	Designing a Distributed InfiniBand Network for Petascale Science	$1,500	
2009	3	DOE	Exascale Computing of Materials under Extreme Conditions for Energy Technologies	$4,500	
2009	3	DOE	Novel Parallel Numerical Algorithms for Emerging Exascale Computing Platforms	$3,300	
2009	3	NSF	Heterogeneous Virtual Machine: Future Execution Environments for Heterogeneous Many-core Architectures	$1,000	Senior
2009	4	NSF	Manifold – A Scalable Simulation Infrastructure for Future Many Core Systems	$1,679	Senior
2009	3	DOE	Extreme-Scale Correctness Tools	$1,800	
2008	1.5	DOE	IAA Interconnection Networks for Exascale Computing	$1,000	Co-PI
2007	3	DOE	System Software for Tightly Coupled Heterogeneous Computing	$2,070	
2007	3	DOE	Breaking the Collective Wall for Ultra-Scale Parallel IO	$2,099	
2007	3	DOE	Global Storage-Class Memory to Enable Efficient PetaByte Data Accesses for PetaScale Scientific Applications	$2,000	
2007	2	ORNL LDRD	An Integrated Framework to Improve Productivity and Performance on Emerging Processor Architectures	$700	
2007	2	ORNL LDRD	Enabling Efficient Parallel IO for UltraScale Computing	$800	
2007	3	DOE	High Performance Computing Ecosystem Service Oriented Architecture (HPCE SOA)	$1,140	
2006	1.5	NSF	National Innovation Collaboration Ecosystem (NICE) Computing Convergence Study (CCS)	$200	
2006	5	DOE	Center for Scientific Data-In-Transit	$	
2006	5	DOE	Real-Time Data Reduction with Field Programmable Gate Arrays (FPGAs)	$	
2006	5	DOE	Providing Solutions to Critical Software Gaps to Petascale Science	$	
2006	5	DOE	Institute for Enabling High-Performance Applications on Emerging Architectures	$	

Start	Duration (Years)	Sponsor	Title	Total Award ($K)	Role
2006	5	DOE	Chemistry SAP	$6	

11 Teaching and Student Guidance

11.1 Teaching

1. Fall 2007, Georgia Tech CS6230, Graduate-level Introduction to HPC Tools and Applications.
2. Fall 2010, Georgia Tech CS6230, Graduate-level Introduction to HPC Tools and Applications.
3. Spring 2012, Georgia Tech CSE6220, Graduate-level Introduction to HPC.

11.2 Postdoctoral Fellows Supervised

1. Dr. Sadaf Alam, Oak Ridge National Laboratory
2. Dr. Anthony Danalis, Oak Ridge National Laboratory and University of Tennessee
3. Dr. Mehmet Beliveranli, Oak Ridge National Laboratory, 2016–2017
4. Dr. Jungwon Kim, Oak Ridge National Laboratory
5. Dr. Graham Lopez, Oak Ridge National Laboratory
6. Dr. Collin McCurdy, Oak Ridge National Laboratory
7. Dr. Sparsh Mittal, Oak Ridge National Laboratory, 2014–2016
8. Dr. Ivy "Bo" Peng, Oak Ridge National Laboratory, 2017–2018
9. Dr. Kittisak Sajjapongse, Oak Ridge National Laboratory, 2016
10. Dr. Srinivas Sridharan, Oak Ridge National Laboratory
11. Dr. Dwaipayan Chakraborty, Oak Ridge National Laboratory, 2019–2020.

11.3 M.S. Committee Member

1. Sundaresan Venkatasubramanian, Georgia Institute of Technology, 2009

11.4 Ph.D. Committee Member

1. Srinivas Sridharan, University of Notre Dame
2. Wenbin Zhu, University of New Mexico, 2008

11.5 M.S. Students Supervised

1. Viraj Rameshrao Paropkari, Georgia Institute of Technology, 2007
2. Kyle Spafford, Georgia Institute of Technology, 2008-9

11.6 Student Internships Supervised

1. Sreesa Akella, 2005, University of South Carolina-Columbia
2. Rshiraj Bheda, 2015, 2016, Georgia Tech
3. Yong Chen, 2010, Illinois Inst. of Technology
4. Hsiang-Yun Cheng, 2014, Penn State University
5. Luis Cordova, 2005, University of South Carolina-Columbia
6. Tristan Cuevas, 2008, Kent State University
7. Anthony Danalis, 2006, University of Delaware
8. Ashley DeFlumere, 2008, Mount Holyoke College
9. Keisuke Fukuda, 2013, 2014, Tokyo Institute of Techology
10. Andrew Gearhart, 2008, University of Delaware

11. Seonglyong Gong, 2016, University of Texas, Austin
12. Randy Hassell, 2007, Old Dominion University
13. Tetsuya Hoshino, 2014, Tokyo Institute of Techology
14. Matthew Jallouk, 2011, 2012, 2013, University of Tennessee-Chattanooga
15. David LaBissoniere, 2006, East Tennessee State University
16. Joseph Lambert, 2006, Bucknell University
17. Matthew Larsen, 2014, University of Oregon
18. Robert Lim, 2014, University of Oregon
19. Charles Lively, 2008, Texas A&M University
20. Kelly Livingston, 2008, University of Delaware
21. Nicholas Murphy, 2007, University of Washington
22. Viraj Paropkari, 2007, Georgia Institute of Technology
23. David Poliakoff, 2012, University of Oregon
24. Matthew Poremba, 2014, Penn State University
25. Amit Sabne, 2014, Purdue University
26. Putt Sakdhnagool, 2014, Purdue University
27. Samuel Schlegel, 2015, Florida Atlantic University
28. Kyle Spafford, 2008, Georgia Institute of Technology
29. Srinivas Sridharan, 2008, University of Notre Dame
30. Junqing Sun, 2007-8, University of Tennessee-Knoxville
31. Philip Taffet, 2014, Rice University
32. Nirmal Thacker, 2008, Georgia Institute of Technology
33. Mariam Umar, 2016, Virginia Tech
34. Karthik Vijayakumar, 2009, North Carolina State University
35. Rujia Wang, 2016, University of Pittsburgh
36. Bo Wu, 2013, College of William and Mary
37. Panruo Wu, 2013, University of California – Riverside
38. Jake Wynne, 2015, University of Tennessee
39. Li Yu, 2014, Illinois Institute of Technology
40. Brandon Kammerdiener, 2019, University of Tennessee
41. David Pruitt, 2019, University of Texas, El Paso
42. Jacob Lambert, 2018-2019, University of Oregon
43. Pak Markthub, 2017-18, Tokyo Institute of Technology

12 Personal

1. Citizenship: USA.

2. Security clearances: Available upon request.

13 References

- Available on request.