EE 540 FINAL PROJECT

FFT IMPLEMENTATION FOR FPGA

Ali Taylan Yağmurcu - Veysel Cemil Çolak - Yakup Erdem Yıldız

The project includes an FFT design for FPGAs. Although it has not been tested yet on hardware, the simulation and synthesis results can be found on this report.

The project consists of: Real addition, real subtraction, real multiplication, real division, complex addition, complex multiplication, square root, logarithm, arctan, and magnitude & phase calculation blocks, in addition to FFT module.

Design Overview

Radix-2 FFT algorithm with IEEE 754 single precison floating point format is implemented. The point amount of FFT is parameterized in order to make the design adjustable for different architectures.

Operation




Figure 1: RTL Schematic of Design

As can be seen in the RTL Schematic of the design, the FFT module contains 3 BRAMs, one 'term_manager' module and complex add and complex multiplication modules. 2 dual port BRAMs are used to store data between stages and one BRAM is used to store W factors.




Figure 2: 16 Point Radix-2 FFT [1]

Once the 'fft_start' signal arives, the operation starts. In the first stage of the operation, the input samples are read from one dual port BRAM, the corresponding node is calculated with complex arithmetic modules and the results are written to other BRAM. At the end of a stage, the read and write BRAMs switch and the process goes on until final result is ready. The 'fft_done' signal indicates that FFT is finished. 'term_manager' module controls the process with write enable and address signals.

Synthesis Results




Figure 3: Synthesized Schmatic for 4096 point FFT design

The resource usage for 4096-Point FFT module is as follows:

1. Slice Logic

1	Site Type						Available			1
I	Slice LUTs*	ı	2598	1	0		53200	ı	4.88	I
Ī	LUT as Logic	1	2598	1	0	1	53200	1	4.88	1
١	LUT as Memory	L	0	1	0	1	17400	1	0.00	1
I	Slice Registers	Ī	309	1	0	1	106400	1	0.29	1
1	Register as Flip Flop	1	61	1	0	1	106400	1	0.06	1
I	Register as Latch	1	248	1	0	1	106400	1	0.23	I
I	F7 Muxes	I	0	1	0	1	26600	1	0.00	1
١	F8 Muxes	1	0	1	0	1	13300	1	0.00	1
+		-+-		-+-		-+-		-+-		-+

						3. DSP			
Site Type	1	Used	Fixed	Available	Util%	+	-+	-+	-+
lock RAM Tile		38			27.14	Site Type	Used	l Fixed	Available
RAMB36/FIFO*	- 1	36	0	140	25.71	+	-+	-+	-+
RAMB36E1 on	nly	36	l.	I.	1	DSPs	1 8	3 0	220
RAMB18	1	4	0	280	1.43	DSP48E1 only	1 8	3	1
RAMB18E1 or	nly	4	1	1	1	+			
	570 521			LUT					
LUT4	509	1		LUT					
	366			LUT					
	248			& Latch					
CARRY4	142	•	Ca	rryLogic					
	66			10					
		1	Flop	& Latch					
FDRE	55								
FDRE RAMB36E1	36	Ì	Bloc	k Memory					
FDRE RAMB36E1 IBUF	36 27	l I	Bloc	IO					
FDRE RAMB36E1 IBUF LUT1	36 27 19	l l		IO LUT					
FDRE RAMB36E1 IBUF LUT1 DSP48E1	36 27 19 8	 	Block Ar	IO LUT ithmetic					
FDRE RAMB36E1 IBUF LUT1	36 27 19	 	Block Ar Flop	IO LUT					

Simulation Results

Simulation result for 16-Point FFT is as follows.




Figure 3: Simulation Results for 16 Point FFT




Figure 4: Magnitude comparison




Figure 5: dB comparison




Figure 6: Phase comparison

References

[1] http://www.themobilestudio.net/the-fourier-transform-part-14