

Computer Architecture (CS F342)

Design and Analysis of Instructions

Minimization of Structural & Data Hazards in

Pipelined MIPS (RISC) Processor

Pipelined-based Processor

- Pipelining technique exploits parallelism
 - How?
- Can it faces any difficulties while doing so?

Hazards in Pipelined-based Processor

- Conditions that make pipeline to stall: Hazard
 - Structural Hazard
 - Data Hazard
 - Control Hazard

Structural Hazards


- Architectural component does not support parallelism, if we assume
 - f we assume

 Single memory unit

 Here it wouldn't work.
 - More than one instructions trying to write data in register file at the same time


Structural Hazards

• Single memory unit



Structural Hazards

• Two instructions trying to write data in register file at the same time



Solution for Structural Hazard

- Incorporate more resources
- Stall the operation
 - arbitration with interlocking

-> For memory access problem as memory is cheap.

Out of this. Break cycle

Stall reading.

Dependency between instructions/data

•What are the possible dependencies between two instructions: Inst₁ & Inst₂?

Dependency between instructions/data


- Assume: Inst₁ fetched prior to Inst₂
 - Inst₂ is <u>data dependent</u> on Inst₁
 - if Inst₁ writes its output in a register, Reg (or memory location)
 - Inst₂ reads as that as its input
 - Inst₂ is <u>anti-dependent</u> on Inst₁
 - if Inst₁ reads data from a register *Reg* (or memory location) which is subsequently overwritten by Inst₂

Dependency between instructions/data

- Assume: Inst₁ fetched prior to Inst₂
 - Inst₂ is <u>output dependent</u> on Inst₁
 - if both write in the same register *Reg* (or memory location)
 - Inst₂ writes its output after Inst₁
 - Inst₂ is <u>control dependent</u> on Inst₁
 - if Inst₁ must complete before a decision can be made whether or not to execute Inst₂

- Data dependences between instructions
 - True or real
 - False or name
- Inst1 & Inst2 are so close that their overlapping would change their access order to register, Reg.


- Types of data hazards
 - Read after write (RAW)
 - caused by data dependency
 - Write after read (WAR)
 - caused by anti-dependence
 - Write after write (WAR)
 - caused by output dependence



- WAW hazards occur
 - Write operation in more than one stages
 - Allow an instructions to proceed even when a previous instruction is stalled
- Will it occur in MIPS?

- WAR hazards occur
 - Write stage precedes a read stage
- Will it occur in MIPS?

• Only RAW hazard occurs in MIPS



• How does one solve RAW hazards?

- How does one solve RAW hazards?
 - Hardware-based solutions
 - Software-based solutions

- -cut the hazard


 Stall the pipeline

 grade the speedup • Interlocking -- a simple solution
- Degrade the speedup

Use this

- Forwarding a sophisticated solution
 - The result of the ALU output of Inst₁ in the EX stage can immediately forward back to ALU input of EX stage as an operand for Inst₂

Forwarding or bypassing




The register file has already been updated in the first half of the clock. So reading won't be a problem in the second half.

• How does one perform forwarding or bypassing?

- How does one perform forwarding or bypassing?
 - Put MUXs in front of ALU select
 - ALU's inputs:
 - Register file or Decode stage
 - Memory stage
 - Writeback stage

- How does one perform forwarding or bypassing?
 - An instruction in the Execute stage
 - A source register matching the destination register of an instruction in
 - Memory stage and/or
 - Writeback stage



For both the source registers rs and rt, they have been muxed with the ALU output.

- Hazard unit generates control signals for
 - Mux SrcA [ForwardAE]
 - Mux SrcB [ForwardBE]
- The control logic for ForwardAE
- write Reg is register to be written of mem?


 The register file (see in latch of congression file)

 See in the latch


 storing into for MEMStage • if ((rsE!=0) AND (rsE == WriteRegM) and RegWriteM) then ForwardAE = 10 -> ALVOUT goes in ______ See in with of write stage
- else if ((rsE!=0) AND (rsE == WriteRegW) and RegWriteW) then ForwardAE = 01 _____ > Output from Data Memory goes in.
- else Forward AE = 00 \longrightarrow (5, 1) fw

- Hazard unit generates control signals for
 - Mux SrcA [ForwardAE]
 - Mux SrcB [ForwardBE]
- The control logic ForwardBE (same as in ForwardAE except rt, instead of rs)
- if ((rtE!=0) AND (rtE == WriteRegM) and RegWriteM) then ForwardBE = 10
- else if ((rtE!=0) AND (rtE == WriteRegW) and RegWriteW) then ForwardBE = 01
- else ForwardB $\mathbf{E} = 00$


- Can we solve this one by forwarding?
- Is lw-instruction only causes this?



- Can we solve this one by forwarding? [No]
- How does one solve it?



• Forwarding with pipeline interlocking (stalling)




Have to stall all the following instructions. For this software implementation is NOP

- Forwarding with pipeline interlocking (stalling)
- Hazard unit checks
 - Is it the lw-instruction?
 - Destination register (rtE) matches with
 - Source operand in the Decode stage (rsD or rtD)
 - Stall the Decode stage (how long?)
- How does one perform stall operation?

- How does one perform stall operation?
 - •Incorporate the Enable (EN) control signal
 - Fetch pipeline register
 - Decode pipeline register
 - Incorporate a synchronous reset/clear (CLR)
 - Execute pipeline register

• Forwarding with pipeline interlocking (stalling)



- •Control logic for forwarding with pipeline interlocking (stalling)
 - If lw-instruction
 - Asserted MemtoRegE
 - lwstall = ((rsD == rtE) OR (rtD == rtE)) ANDMemtoRegE
 - StallF = lwstall Switch off the program counter
 - StallD = lwstall Switch off the latch after instruction stage
 - F[ushE = wstal] Clear the values in the latch after decode stage

Note that rt value provides the reg no. used by lw.

• What if hazard unit unable to detect

- What if hazard unit unable to detect
 - Compiler has to control
 - noop-instruction
 - Rearrange the program code (instruction scheduling or pipeline scheduling)

instruction scheduling or pipeline scheduling.

Original code	Insert the NOOP instruction	After ordering the code
LW R1, 40 (\$40)	LW R1, 40 (\$0)	LW R1, 40 (\$0)
ADDI R1, R1, 5	NOOP	LW R2, 44 (\$0)
SW R1, 50 (\$0)	NOOP	NOOP
LW R2, 44 (\$0)	ADDI R1, R1, 5	ADDI R1, R1, 5
ADD R1, R2, R3	SW R1, 50 (\$0)	SW R1, 50 (\$0)
SW R2, 54 (\$0)	LW R2, 44 (\$0)	ADD R1, R2, R3
	NOOP	SW R3, 54(\$0)
	NOOP	
	ADD R1, R2, R3	
	SW R3, 54 (\$0)	

How does one decide no. of consecutive NOOP instruction to put after an instruction? It depends on delay (clock cycle) to produce the correct operand for the dependent instruction(s).

Summary

- Types of hazards
- Minimization of structural hazards with
 - Increased resources
 - Interlocking technique
- Types of data hazards
- Minimization of data hazards with
 - Forwarding technique
 - Forwarding with Interlocking technique
 - Compiler-based technique