Single Cycle: 
$$T_c = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFwrite}$$
 $CPI = 1 \longrightarrow The cycles per instruction$ 
 $deade$  by  $LW$ 
 $Throughput = 1 = \frac{1}{2T}$ 

ALUOp	Meaning
00	add
01	subtract
10	Look at funct field
11	n/a

11	/ /									
Instr.	Jump	RegDst	RegWrite	ALUSrc	Branch	ALUOp1	ALUOp0	MemRead	MemWrite	MemtoReg
R-type	0	1	1	0	0	1	0	0	0	0
lw	0	0	1	1	0	0	0	1	0	1
sw	0	x	0	1	0	0	0	0	1	x
addi	0	0	1	1	0	0	0	0	0	0
B-type	0	x	0	0	1	0	1	0	0	x
J-type	1	Х	0	Х	Х	x	Х	0	0	×

# Multicyle: Fetch

Machine state	Operation	Control signals
TO		IorD=0, IRWrite=1, ALUSrcA=0, ALUSrc=01, ALUOp=00, P <u>CSrc=0</u> , PCWrite=1

Machine state	Operation	Control signals
TI	(PC+4) + SigExtn(offset)	ALUSrcA=0, ALUSrcB <sub>1:0</sub> = 11, ALUOp=00

Machine state	Operation	Control signals
T2	A + sigEx(offset)	ALUSrcA=1, ALUSrcB <sub>1:0</sub> = 10, ALUOp=00
T3	Data ←M[A+sigEx(off)]	IorD=1
T4	RF[dest] ←Data	RegDst=0, MemtoReg=1, RegWrite=1, TO

Machine state	Operation	Control signals
T2	A + sigEx(offset)	ALUSrcA=1, ALUSrcB <sub>1:0</sub> = 10, ALUOp=00
T3	$M[A+sigEx(offset)] \leftarrow B$	IorD=1, MemWrite=1, <b>T0</b>

Machine state	Operation	Control signals
T2	A Op B	ALUSrcA=1, ALUSrcB <sub>1:0</sub> = 00, ALUOp=00
T3	RF[dstn] ← A Op B	RegDst=1, MemtoReg=0, RegWrite=1, <b>TO</b>

Mac state		Operation	Control signals
T1	X.	(PC+4) + SigExtn(offset)	ALUSrcA=0, ALUSrcB <sub>1:0</sub> = 11, ALUOp=00
T2		A-B	ALUSrcA=1, ALUSrcB <sub>1:0</sub> = 00, ALUOp=01, Branch=1, <b>TO</b>
	/		

# Decode stage

Machine state	Operation	Control signals
T2	A OP SigExtn(offset)	ALUSrcA=1, ALUSrcB <sub>1:0</sub> = 10, ALUOp=00
T3	RF[Destn]← A OP SigExtn(offset)	RegDst=0, MemtoReg=0, <b>T0</b>

Machine state	Operation	Control signals
T2	A OP SigExtn(offset)	Jump=1, <b>T0</b>

 $T_c = t_{pcq\_PC} + t_{mux} + \max\{t_{ALU} + t_{mux}, t_{mem}\} + t_{registerRead}$ 

To is secide
going to secide
the clock
period

Multi-cycle processor is less expensive It has 5-nonarchitectural elements

# Pipeline

Cost/performance ratio

$$\frac{C}{P} = \frac{G + k * L}{\frac{1}{(\frac{T}{k} + S)}}$$
$$= LT + GS + LSk + \frac{GT}{k}$$


Clock period (T):  $T_2 - T_1 > T_M - T_m + T_L$ 

Hazard -> Dota

a) RAW without LW

2 types of Forward

(i) MEM to execute stage (ii) WB stage to execute stage



Data Hazards: H/W-based Solution


• Hazard unit generates control signals for
• Mux SrcA [ForwardAE]
• Mux SrcB [ForwardBE]
• Mux SrcB [ForwardBE]

• The control logic for ForwardAE


• if ((rsE!=0) AND (rsE == WriteRegM) and RegWriteM) then
ForwardAE = 10 ALVOUR gas in See in later of write stage

• else if ((rsE!=0) AND (rsE == WriteRegW) and RegWriteW) then ForwardAE = 01 \_\_\_\_\_ but from Data Memory goes in

ForwardAE = 00 - 15, 16 ftw



- lwstall = ((rsD == rtE) OR (rtD == rtE)) AND**MemtoRegE**
- StallF = lwstall Switch off the program counter
- StallD = lwstall Switch off the latch after instruction stage
- FlushE = lwstall Clear the values in the latch after decode stage



- FowardAD = (rsD != 0) AND (rsD == WriteRegM) AND RegWriteM
- FowardBD = (rtD != 0) AND (rtD == WriteRegM) AND RegWriteM

BranchD AND RegWriteE AND (WriteRegE == rsD OR WriteRegE == rtD)

OR

BranchD AND MemtoRegM AND (WriteRegM == rsD OR WriteRegM

• StallF = StallD = FlushE = lwstall OR branchstall

in both cases

$$\textbf{\cdot} \text{ Cycle period, } T_c = max \begin{pmatrix} t_{pcq} + t_{mem} + t_{setup} \\ 2(t_{RFread} + t_{mux} + t_{eq} + t_{AND} + T_{mux} + t_{setup}) \\ t_{pcq} + t_{mux} + t_{mux} + t_{ALU} + t_{setup} \\ t_{pcq} + t_{memwrite} + t_{setup} \\ 2(t_{pcq} + t_{mux} + t_{RFWrite}) \end{pmatrix}$$

Predictions: Whenever a B-type instruct actually branches an instruction has
to be flushed. To avoid this, the compiler can take steps based on the prediction of makes.

prediction is - [Bronch untaken]: Would execute hormally (Suitable for Forward

us - [Branch Taken]: pred '


o Rearrange the code such that the next instruction is the one that is not dependent on the Branch block. like:

Dolaged Lochnique

This instaction -> xy Z would swelly take place. So, execute it after branch itself.

o There is a prediction Lif in the Branch Tanget Buffer (in the cache) when this bit could be changed by the compider

> This buffer is accessed in the IF stage itself and the prediction is made.



Memory Hierarcy ->
· Spatial: Neighbors being accessed
Temporal: Same element being accessed
. > CPU provides address for the memory block orgained to be accessed
along with the offset.
_s Each bolock would contain Multiple words.
No ofwords = block size = b.
No. of blocks = No. of cache doines present on the cache = S.
80, cache capacity = C = bes
<ul> <li>A cache has the following parameters: b, block size given in numbers of words; S, number of blocks; N, number of ways, and A, number of address bits.</li> <li>In terms of the parameters described, what is the cache capacity, C?</li> <li>C=b*S</li> <li>In terms of the parameters described, what is the total number of bits required to store the tags?</li> <li>No of bits for Tag = A - log<sub>2</sub>(b) - log<sub>2</sub> (S/N)</li> <li>What are S and N for a direct mapped and fully associative cache of size C words and block size b?</li> <li>S=C/b, N=S for fully associative cache</li> <li>S=C/b, N=1 for direct mapped cache</li> </ul>
Acad!
a) LOOK Aside (Parallel) Both CPU and Cache
See the Address Bus at the same time> If cache hit, then CPU takes into from here and buscycle is termin
-> If cache hit, then CPU takes Into Junior
-> If miss, take info from Main mem
and write it in Cache for the next time.
Provide better response to a cache miss  Drawback is the processor cannot access cache while another bus master is accessing main memory

6) Look Through (Series) —

if (hit): { take info from cache; don't send any request to Main mem}

else: { send oug to main mem; store info to cache also after reading }

Policies: Write

Write hit policy	Write miss policy
Write Through	Write Allocate
Write Through	No Write Allocate
Write Back	Write Allocate
Write Back	No Write Allocate

- Write Through the information is written to both the block in the cache and to the block in the lower-level memory. Advantage:
- read miss never results in writes to main memory -
- easy to implement
- main memory always has the most current copy of the data (consistent)

### Disadvantage:

- write is slower
- every write needs a main memory access
- as a result uses more memory bandwidth
- Write back the information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced. To reduce the frequency of writing back blocks on replacement, a dirty bit is commonly used. This status bit indicates whether the block is dirty (modified while in the cache) or clean (not modified). If it is clean the block is not written

### Advantage:

- writes occur at the speed of the cache memory
- multiple writes within a block require only one write to main memory
- as a result uses less memory bandwidth

### Disadvantaae:

- harder to implement
- main memory is not always consistent with cache
- reads that result in replacement may cause writes of dirty blocks to main memory

### Write Through with Write Allocate:

- on hits it writes to cache and main memory
- on misses it updates the block in main memory and brings the block to the cache
- OBringing the block to cache on a miss does not make a lot of sense in this combination because the next hit to this block will generate a write to main memory anyway (according to Write Through policy)

### Write Through with No Write Allocate:

- on hits it writes to cache and main memory;
- on misses it updates the block in main memory not bringing that block to the cache;
- Subsequent writes to the block will update main memory because Write Through policy is employed. So, some time is saved not bringing the block in the cache on a miss because it appears useless anyway.

## Write Back with Write Allocate: 🗸

- on hits it writes to cache setting �dirty� bit for the block, main memory is not updated;
- on misses it updates the block in main memory and brings the block to the cache;
- Subsequent writes to the same block, if the block originally caused a miss, will hit in the cache next time, setting dirty bit for the block. That will eliminate extra memory accesses and result in very efficient execution compared with Write Through with Write Allocate combination.

### Write Back with No Write Allocate:

- on hits it writes to cache setting �dirty� bit for the block, main memory is not updated;
- ullet on misses it updates the block in main memory not bringing that block to the cache;
- Subsequent writes to the same block, if the block originally caused a miss, will generate misses all the way and result in very inefficient execution.