

# EFM32GG990 DATASHEET

F1024/F512


**Preliminary** 

- ARM Cortex-M3 CPU platform
  - · High Performance 32-bit processor @ up to 48 MHz
  - Memory Protection Unit
- Flexible Energy Management System
  - 20 nA @ 3 V Shutoff Mode
  - 0.4μA @ 3 V Shutoff Mode with RTC
  - 0.9 µA @ 3 V Stop Mode, including Power-on Reset, Brown-out Detector, RAM and CPU retention
  - 1.1 μA @ 3 V Deep Sleep Mode, including RTC with 32.768 kHz oscillator, Power-on Reset, Brown-out Detector, RAM and CPU retention
  - 50 μA/MHz @ 3 V Sleep Mode
  - 200 µA/MHz @ 3 V Run Mode, with code executed from Flash
- 1024/512 KB Flash
  - Read-while-write support
- 128/128 KB RAM
- 86 General Purpose I/O pins
  - Configurable Push-pull, Open-drain, pull resistor, drive strength
  - Configurable peripheral I/O locations
  - 16 asynchronous external interrupts
  - · Output state retention and wakeup from Shutoff Mode
- 12 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling
- Hardware AES with 128/256-bit keys in 54/75 cycles
- Timers/Counters
  - 4x 16-bit Timer/Counter
    - 4x3 Compare/Capture/PWM channels
  - 16-bit Low Energy Timer
  - 1x 24-bit and 1x 32-bit Real-Time Counter
  - 3x 16/8-bit Pulse Counter with asynchronous operation
  - · Watchdog Timer with dedicated RC oscillator @ 50 nA
- Integrated LCD Controller for up to 8x34 segments
  - Voltage boost, adjustable contrast and autonomous animation
- Backup Power Domain
  - · RTC and retention registers in a separate power domain, available in all energy modes
  - · Operation from backup battery when main power drains out
- External Bus Interface for up to 4x256 MB of external memory mapped space
  - · TFT Controller with Direct Drive

- Communication interfaces
  - 3x Universal Synchronous/Asynchronous Receiver/Transmitter
    - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S
  - 2x Universal Asynchronous Receiver/Transmitter
  - 2x Low Energy UART
    - Autonomous operation with DMA in Deep Sleep Mode
  - 2x I<sup>2</sup>C Interface with SMBus support
    - · Address recognition in Stop Mode
  - · Universal Serial Bus (USB) with Host and OTG sup-
    - Fully USB 2.0 compliant
    - On-chip PHY and embedded 5V to 3.3V regulator
- · Ultra low power precision analog peripherals
  - 12-bit 1 Msamples/s Analog to Digital Converter
    - 8 single ended channels/4 differential channels
    - On-chip temperature sensor
  - 12-bit 500 ksamples/s Digital to Analog Converter
    - 2 single ended channels/1 differential channel
  - 2x Analog Comparator
    - · Capacitive sensing with up to 16 inputs
  - 3x Operational Amplifier
    - 6.1 MHz GBW, Rail-to-rail, Programmable Gain
  - Supply Voltage Comparator
- Low Energy Sensor Interface (LESENSE)
  - Autonomous sensor monitoring in Deep Sleep Mode
- · Wide range of sensors supported, including LC sensors and capacitive buttons
- Ultra efficient Power-on Reset and Brown-Out Detec-
- Debug Interface
- 2-pin Serial Wire Debug interface
  - 1-pin Serial Wire Viewer
- Embedded Trace Module v3.5 (ETM)
- Pre-Programmed Serial Bootloader
- Temperature range -40 to 85 °C
- Single power supply 1.85 to 3.8 V
- BGA112 package

32-bit ARM Cortex-M0+, Cortex-M3 and Cortex-M4F microcontrollers for:

- Energy, gas, water and smart metering
- Health and fitness applications



Smart accessories
















www.energymicro.com/gecko





# **1 Ordering Information**

Table 1.1 (p. 2) shows the available EFM32GG990 devices.

Table 1.1. Ordering Information

Ordering Code	Flash (KB)	RAM (KB)	Max Speed (MHz)	Supply Voltage (V)	Temperature	Package
EFM32GG990F512-BGA112	512	128	48	1.85 - 3.8	-40 - 85 °C	BGA112
EFM32GG990F1204-BGA112	1024	128	48	1.85 - 3.8	-40 - 85 °C	BGA112

Visit www.energymicro.com for information on global distributors and representatives or contact sales@energymicro.com for additional information.




# 2 System Summary

# 2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32GG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also and shows a summary of the configuration for the EFM32GG990 devices. For a complete feature set and in-depth information on the modules, the reader is referred to the *EFM32GG Reference Manual*.

A block diagram of the EFM32GG990 is shown in Figure 2.1 (p. 3).

Figure 2.1. Block Diagram



#### 2.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Memory Protection Unit with support for up to 8 memory segments is included, as well as a Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep. The EFM32 implementation of the Cortex-M3 is described in detail in *EFM32 Cortex-M3 Reference Manual*.

## 2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface and an Embedded Trace Module (ETM) for data/instruction tracing. In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

# 2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32GG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is



divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

#### 2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230  $\mu$ DMA controller licensed from ARM.

#### 2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32GG.

#### 2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32GG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

#### 2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32GG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

## 2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

# 2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

## 2.1.10 External Bus Interface (EBI)

The External Bus Interface provides access to external parallel interface devices such as SRAM, FLASH, ADCs and LCDs. The interface is memory mapped into the address bus of the Cortex-M3. This enables seamless access from software without manually manipulating the IO settings each time a read or write is performed. The data and address lines are multiplexed in order to reduce the number of pins required to interface the external devices. The timing is adjustable to meet specifications of the external devices. The interface is limited to asynchronous devices.

#### 2.1.11 TFT Direct Drive

The EBI contains a TFT controller which can drive a TFT via a 565 RGB interface. The TFT controller supports programmable display and port sizes and offers accurate control of frequency and setup and



hold timing. Direct Drive is supported for TFT displays which do not have their own frame buffer. In that case TFT Direct Drive can transfer data from either on-chip memory or from an external memory device to the TFT at low CPU load. Automatic alpha-blending and masking is also supported for transfers through the EBI interface.

## 2.1.12 Universal Serial Bus Controller (USB)

The USB is a full-speed USB 2.0 compliant OTG host/device controller. The USB can be used in Device, On-the-go (OTG) Dual Role Device or Host-only configuration. In OTG mode the USB supports both Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The device supports both full-speed (12MBit/s) and low speed (1.5MBit/s) operation. The USB device includes an internal dedicated Descriptor-Based Scatter/Garther DMA and supports up to 6 OUT endpoints and 6 IN endpoints, in addition to endpoint 0. The on-chip PHY includes all OTG features, except for the voltage booster for supplying 5V to VBUS when operating as host.

#### 2.1.13 Inter-Integrated Circuit Interface (I2C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I<sup>2</sup>C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

# 2.1.14 Universal Synchronous/Asynchronous Receiver/Transmitter (US-ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, I2S devices and IrDA devices.

## 2.1.15 Pre-Programmed Serial Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Auto-baud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

# 2.1.16 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

# 2.1.17 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>TM</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

# 2.1.18 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.



#### 2.1.19 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

#### 2.1.20 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

#### 2.1.21 Low Energy Timer (LETIMER)

The unique LETIMER<sup>TM</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

#### 2.1.22 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 – EM3.

## 2.1.23 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

# 2.1.24 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

# 2.1.25 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

# 2.1.26 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

# 2.1.27 Operational Amplifier (OPAMP)

The EFM32GG990 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set



to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

#### 2.1.28 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

#### 2.1.29 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32GG990 to keep track of time and retain data, even if the main power source should drain out.

#### 2.1.30 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

## 2.1.31 General Purpose Input/Output (GPIO)

In the EFM32GG990, there are 86 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advances configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

# 2.1.32 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

# 2.2 Configuration Summary

The features of the EFM32GG990 is a subset of the feature set described in the EFM32GG Reference Manual. Table 2.1 (p. 7) describes device specific implementation of the features.

Table 2.1. Configuration Summary

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA



Module	Configuration	Pin Connections
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID
ЕВІ	Full configuration	EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn
I2C0	Full configuration	12C0_SDA, 12C0_SCL
I2C1	Full configuration	I2C1_SDA, I2C1_SCL
USART0	IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	12S	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	12S	US2_TX, US2_RX, US2_CLK, US2_CS
UART0	Full configuration	U0_TX, U0_RX
UART1	Full configuration	U1_TX, U1_RX
LEUART0	Full configuration	LEU0_TX, LEU0_RX
LEUART1	Full configuration	LEU1_TX, LEU1_RX
TIMER0	Full configuration with DTI.	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
TIMER3	Full configuration	TIM3_CC[2:0]
RTC	Full configuration	NA
BURTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0		PCNT0_S[1:0]
PCNT1	8-bit count register	PCNT1_S[1:0]
PCNT2	8-bit count register	PCNT2_S[1:0]
ACMP0	Full configuration	ACMP0_CH[7:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:0], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:0]




Module	Configuration	Pin Connections
DAC0	Full configuration	DAC0_OUT[1:0], DAC0_OUTxALT
OPAMP	Full configuration	Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx
AES	Full configuration	NA
GPIO	86 pins	Available pins are shown in Table 4.3 (p. 58)
LCD	Full configuration	LCD_SEG[33:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT

# 2.3 Memory Map

The *EFM32GG990* memory map is shown in Figure 2.2 (p. 9), with RAM and Flash sizes for the largest memory configuration.

Figure 2.2. EFM32GG990 Memory Map with largest RAM and Flash sizes





# 3 Electrical Characteristics

#### 3.1 Test Conditions

#### 3.1.1 Typical Values

The typical data are based on  $T_{AMB}$ =25°C and  $V_{DD}$ =3.0 V, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

#### 3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

# 3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 10) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 10).

Table 3.1. Absolute Maximum Ratings

Symbol	Parameter	Condition	Min	Тур	Max	Unit
T <sub>STG</sub>	Storage temperature range		-40		150 <sup>1</sup>	°C
T <sub>S</sub>	Maximum soldering temperature	Latest IPC/JEDEC J-STD-020 Standard			260	°C
V <sub>DDMAX</sub>	External main supply voltage		0		3.8	V
V <sub>IOPIN</sub>	Voltage on any I/O pin		-0.3		V <sub>DD</sub> +0.3	V

<sup>&</sup>lt;sup>1</sup>Based on programmed devices tested for 10000 hours at 150°C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

# 3.3 General Operating Conditions

# 3.3.1 General Operating Conditions

Table 3.2. General Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>AMB</sub>	Ambient temperature range	-40		85	°C
V <sub>DDOP</sub>	Operating supply voltage	1.85		3.8	V
f <sub>APB</sub>	Internal APB clock frequency			48	MHz
f <sub>AHB</sub>	Internal AHB clock frequency			48	MHz



## 3.3.2 Environmental

#### Table 3.3. Environmental

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>ESDHBM</sub>	ESD (Human Body Model HBM)	T <sub>AMB</sub> =25°C			2	kV
V <sub>ESDCDM</sub>	ESD (Charged Device Model, CDM)	T <sub>AMB</sub> =25°C			1	kV

Latch-up sensitivity test passed level A according to JEDEC JESD 78B method Class II, 85°C.



# **3.4 Current Consumption**

Table 3.4. Current Consumption

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		32 MHz HFXO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		200		μΑ/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		201	261	μΑ/ MHz
	EM0 current. No prescal-	21 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		203	263	μΑ/ MHz
I <sub>EMO</sub>	ing. Running prime number calculation code from	14 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		204	270	μΑ/ MHz
	Flash.	11 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		207	273	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		212	282	μΑ/ MHz
		1.2 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		244		μΑ/ MHz
		32 MHz HFXO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		50		μΑ/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		52	69	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		53	71	μΑ/ MHz
I <sub>EM1</sub>	EM1 current	14 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		56	77	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		57	80	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		62	92	μΑ/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V <sub>DD</sub> = 3.0 V		114		μΑ/ MHz
	EMO ourrest	EM2 current with RTC at 1 Hz, RTC prescaled to 1kHz, 32.768 kHz LFRCO, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		1.1		μΑ
I <sub>EM2</sub>	EM2 current	EM2 current with RTC at 1 Hz, RTC prescaled to 1kHz, 32.768 kHz LFRCO, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		4.0	8.0	μΑ
Inno	EM3 current	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.9		μΑ
I <sub>ЕМЗ</sub>	LINIO GUITOIII	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		3.8	7.8	μΑ
I <sub>EM4</sub>	EM4 current	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C		0.02		μΑ
¹⊏IVI4	ZW i odrione	V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =85°C		0.25	0.7	μΑ



# 3.5 Transition between Energy Modes

Table 3.5. Energy Modes Transitions

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>EM10</sub>	Transition time from EM1 to EM0		01		HF core CLK cycles
t <sub>EM20</sub>	Transition time from EM2 to EM0		2		μs
t <sub>EM30</sub>	Transition time from EM3 to EM0		2		μs
t <sub>EM40</sub>	Transition time from EM4 to EM0		163		μs

<sup>&</sup>lt;sup>1</sup>Core wakeup time only.

# 3.6 Power Management

Table 3.6. Power Management

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>BODextthr</sub> -	BOD threshold on falling external supply voltage		1.82		1.85	V
V <sub>BODintthr</sub> -	BOD threshold on falling internally regulated supply voltage		1.62		1.68	V
V <sub>BODextthr+</sub>	BOD threshold on rising external supply voltage			1.85		V
V <sub>PORthr+</sub>	Power-on Reset (POR) threshold on rising external supply voltage				1.98	V
t <sub>RESET</sub>	Delay from reset is re- leased until program execu- tion starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		μs
C <sub>DECOUPLE</sub>	Voltage regulator decou- pling capacitor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		μF
C <sub>USB_VREGO</sub>	USB voltage regulator out decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGO pin and GROUND		1		μF
C <sub>USB_VREGI</sub>	USB voltage regulator in decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGI pin and GROUND		4.7		μF



# 3.7 Flash

Table 3.7. Flash

Symbol	Parameter	Condition	Min	Тур	Max	Unit
EC <sub>FLASH</sub>	Flash erase cycles before failure		20000			cycles
		T <sub>AMB</sub> <150°C	10000			h
RET <sub>FLASH</sub>	Flash data retention	T <sub>AMB</sub> <85°C	10			years
		T <sub>AMB</sub> <70°C	20			years
t <sub>W_PROG</sub>	Word (32-bit) programming time		20			μs
		< 512KB	20	20.4	20.8	ms
t <sub>PERASE</sub>	Page erase time	>= 512KB, LPERASE == 0	20	20.4	20.8	ms
		>= 512KB, LPERASE == 1	40	40.4	40.8	ms
	Davise erase time	< 512KB	40	40.8	4 20.8 4 40.8 8 41.6 161.6 7 <sup>1</sup> 14 <sup>1</sup>	ms
t <sub>DERASE</sub>	Device erase time	>= 512KB				ms
		< 512KB			7 <sup>1</sup>	mA
I <sub>ERASE</sub>	Erase current	>= 512KB, LPERASE == 0			14 <sup>1</sup>	mA
		>= 512KB, LPERASE == 1			7 <sup>1</sup>	mA
		< 512KB			7 <sup>1</sup>	mA
I <sub>WRITE</sub>	Write current	>= 512KB, LPWRITE == 0			14 <sup>1</sup>	mA
		>= 512KB, LPWRITE == 1			7 <sup>1</sup>	mA
V <sub>FLASH</sub>	Supply voltage during flash erase and write		1.8		3.8	V

<sup>&</sup>lt;sup>1</sup>Measured at 25°C




# 3.8 General Purpose Input Output


#### Table 3.8. GPIO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>IOIL</sub>	Input low voltage				0.3V <sub>DD</sub>	V
V <sub>IOIH</sub>	Input high voltage		0.7V <sub>DD</sub>			V
V		Sourcing 6 mA, V <sub>DD</sub> =1.8V, GPIO_Px_CTRL DRIVE- MODE = STANDARD	0.75V <sub>DD</sub>			V
	Output high voltage	Sourcing 6 mA, V <sub>DD</sub> =3.0V, GPIO_Px_CTRL DRIVE- MODE = STANDARD	0.95V <sub>DD</sub>			V
V <sub>IOOH</sub>	Output night voltage	Sourcing 20 mA, V <sub>DD</sub> =1.8V, GPIO_Px_CTRL DRIVE- MODE = HIGH	0.7V <sub>DD</sub>			V
		Sourcing 20 mA, V <sub>DD</sub> =3.0V, GPIO_Px_CTRL DRIVE- MODE = HIGH	0.9V <sub>DD</sub>			V
		Sinking 6 mA, V <sub>DD</sub> =1.8V, GPIO_Px_CTRL DRIVE- MODE = STANDARD			0.25V <sub>DD</sub>	V
V	Output low voltage	Sinking 6 mA, V <sub>DD</sub> =3.0V, GPIO_Px_CTRL DRIVE- MODE = STANDARD			0.05V <sub>DD</sub>	V
V <sub>IOOL</sub>		Sinking 20 mA, V <sub>DD</sub> =1.8V, GPIO_Px_CTRL DRIVE- MODE = HIGH			0.3V <sub>DD</sub>	V
		Sinking 20 mA, V <sub>DD</sub> =3.0V, GPIO_Px_CTRL DRIVE- MODE = HIGH			0.1V <sub>DD</sub>	V
I <sub>IOLEAK</sub>	Input leakage current	High Impedance IO connected to GROUND or Vdd			+/-25	nA
R <sub>PU</sub>	I/O pin pull-up resistor			40		kOhm
R <sub>PD</sub>	I/O pin pull-down resistor			40		kOhm
R <sub>IOESD</sub>	Internal ESD series resistor			200		Ohm
<sup>t</sup> iogLiTCH	Pulse width of pulses to be removed by the glitch suppression filter		10		50	ns
t <sub>IOOF</sub>	Output fall time	0.5 mA drive strength and load capacitance C <sub>L</sub> =12.5-25pF.	20+0.1C <sub>L</sub>		250	ns
		2mA drive strength and load capacitance C <sub>L</sub> =350-600pF	20+0.1C <sub>L</sub>		250	ns
V <sub>IOHYST</sub>	I/O pin hysteresis (V <sub>IOTHR+</sub> - V <sub>IOTHR-</sub> )	V <sub>DD</sub> = 1.8 - 3.8 V	0.1V <sub>DD</sub>			V




Figure 3.1. Typical Low-Level Output Current, 2V Supply Voltage






GPIO\_Px\_CTRL DRIVEMODE = LOWEST

GPIO\_Px\_CTRL DRIVEMODE = LOW







GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH




Figure 3.2. Typical High-Level Output Current, 2V Supply Voltage






GPIO\_Px\_CTRL DRIVEMODE = LOWEST

GPIO\_Px\_CTRL DRIVEMODE = LOW







GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH




Figure 3.3. Typical Low-Level Output Current, 3V Supply Voltage






GPIO\_Px\_CTRL DRIVEMODE = LOWEST









GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH




Figure 3.4. Typical High-Level Output Current, 3V Supply Voltage






GPIO\_Px\_CTRL DRIVEMODE = LOWEST









GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH




Figure 3.5. Typical Low-Level Output Current, 3.8V Supply Voltage






GPIO\_Px\_CTRL DRIVEMODE = LOWEST









GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH




Figure 3.6. Typical High-Level Output Current, 3.8V Supply Voltage






GPIO\_Px\_CTRL DRIVEMODE = LOWEST

GPIO\_Px\_CTRL DRIVEMODE = LOW





GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH



## 3.9 Oscillators

#### 3.9.1 LFXO

Table 3.9. LFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFXO</sub>	Supported nominal crystal frequency			32.768		kHz
ESR <sub>LFXO</sub>	Supported crystal equivalent series resistance (ESR)			30	120	kOhm
C <sub>LFXOL</sub>	Supported crystal external load range		5		25	pF
DC <sub>LFXO</sub>	Duty cycle		48	50	53.5	%
I <sub>LFXO</sub>	Current consumption for core and buffer after start-up.	ESR=30 kOhm, C <sub>L</sub> =10 pF, LFXOBOOST in CMU_CTRL is 1		190		nA
t <sub>LFXO</sub>	Start- up time.	ESR=30 kOhm, C <sub>L</sub> =10 pF, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1		400		ms

For safe startup of a given crystal, the load capacitance should be larger than the value indicated in Figure 3.7 (p. 22) and in Table 3.10 (p. 23) for a given LFXOBOOST setting. The minimum supported load capacitance depends on the crystal shunt capacitance, C<sub>0</sub>, which is specified in crystal vendors' datasheet.

Figure 3.7. Minimum Load Capacitance (C<sub>LFXOL</sub>) Requirement For Safe Crystal Startup






Table 3.10. Minimum Load Capacitance ( $C_{LFXOL}$ ) Requirement For Safe Crystal Startup

Symbol							Ca	pacita	nce [p	oF]						
Shunt Capacitance C <sub>0</sub>	0.5	0.6	0.7	0.8	0.9	1.0	1.1	1.2	1.3	1.4	1.5	1.6	1.7	1.8	1.9	2.0
CL <sub>min</sub> Ifxoboost = 0 redlfxoboost = 1	3.7	4.0	4.3	4.5	4.8	5.0	5.3	5.5	5.7	5.9	6.0	6.2	6.4	6.5	6.7	6.9
CL <sub>min</sub> lfxoboost = 1 redlfxoboost = 0	7.3	7.7	8.2	8.6	9.0	9.3	9.6	10.0	10.3	10.5	10.8	11.1	11.3	11.6	11.8	12.1
CL <sub>min</sub> lfxoboost = 1 redlfxoboost = 1	10.0	10.6	11.1	11.6	12.1	12.6	13.0	13.4	13.8	14.1	14.5	14.8	15.1	15.4	15.7	16.0
CL <sub>min</sub> Ifxoboost = 1 redlfxoboost = 0	12.5	13.2	13.9	14.5	15.0	15.5	16.0	16.5	16.9	17.4	17.8	18.2	18.5	18.9	19.3	19.6

#### 3.9.2 HFXO

Table 3.11. HFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>HFXO</sub>	Supported nominal crystal Frequency		4		48	MHz
FOD	Supported crystal equivalent series resistance	Crystal frequency 32 MHz		30	60	Ohm
ESR <sub>HFXO</sub>	(ESR)	Crystal frequency 4 MHz		400	1500	Ohm
g <sub>mHFXO</sub>	The transconductance of the HFXO input transistor at crystal startup	HFXOBOOST in CMU_CTRL equals 0b11	20			mS
C <sub>HFXOL</sub>	Supported crystal external load range		5		25	pF
DC <sub>HFXO</sub>	Duty cycle		46	50	54	%
	Current consumption for	4 MHz: ESR=400 Ohm, C <sub>L</sub> =20 pF, HFXOBOOST in CMU_CTRL equals 0b11		85		μΑ
HFXO	HFXO after startup	32 MHz: ESR=30 Ohm, C <sub>L</sub> =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		165		μΑ
t <sub>HFXO</sub>	Startup time	32 MHz: ESR=30 Ohm, C <sub>L</sub> =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		400		μs


#### 3.9.3 LFRCO


Table 3.12. LFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFRCO</sub>	Oscillation frequency , V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C			32.768		kHz
t <sub>LFRCO</sub>	Startup time not including software calibration			150		μs
I <sub>LFRCO</sub>	Current consumption			190		nA
TUNESTEP <sub>L</sub> .	Frequency step for LSB change in TUNING value			1.5		%



Figure 3.8. Calibrated LFRCO Frequency vs Temperature and Supply Voltage





#### 3.9.4 HFRCO

Table 3.13. HFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band		28		MHz
Symbol  fHFRCO  tHFRCO_settling  DCHFRCO  TUNESTEPH-		21 MHz frequency band		21		MHz
	Oscillation frequency, V <sub>DD</sub> =	14 MHz frequency band		14		MHz
HFRCO	3.0 V, T <sub>AMB</sub> =25°C	11 MHz frequency band		11		MHz
		7 MHz frequency band		6.6 <sup>1</sup>		MHz
		1 MHz frequency band		1.2 <sup>2</sup>		MHz
t <sub>HFRCO_settling</sub>	Settling time after start-up	f <sub>HFRCO</sub> = 14 MHz		0.6		Cycles
		f <sub>HFRCO</sub> = 28 MHz		106		μA
		f <sub>HFRCO</sub> = 21 MHz		93		μA
1	Current consumption	f <sub>HFRCO</sub> = 14 MHz		77		μA
HFRCO	Current consumption	f <sub>HFRCO</sub> = 11 MHz		72		μA
		f <sub>HFRCO</sub> = 6.6 MHz		63		μA
		f <sub>HFRCO</sub> = 1.2 MHz		22		μA
DC <sub>HFRCO</sub>	Duty cycle	f <sub>HFRCO</sub> = 14 MHz	48.5	50	51	%
TUNESTEP <sub>H</sub> .	Frequency step for LSB change in TUNING value			0.3		%

<sup>&</sup>lt;sup>1</sup>7 MHz for devices with prod. rev. < 19.

<sup>&</sup>lt;sup>2</sup>1 MHz for devices with prod. rev. < 19.



Figure 3.9. Calibrated HFRCO 11 MHz Band Frequency vs Temperature and Supply Voltage




Figure 3.10. Calibrated HFRCO 14 MHz Band Frequency vs Temperature and Supply Voltage





Figure 3.11. Calibrated HFRCO 21 MHz Band Frequency vs Temperature and Supply Voltage










Figure 3.12. Calibrated HFRCO 28 MHz Band Frequency vs Temperature and Supply Voltage





#### **3.9.5 ULFRCO**

Table 3.14. ULFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>ULFRCO</sub>	Oscillation frequency	25°C, 3V	0.8		1.5	kHz
TC <sub>ULFRCO</sub>	Temperature coefficient			0.05		%/°C
VC <sub>ULFRCO</sub>	Supply voltage coefficient			-18.2		%/V

# 3.10 Analog Digital Converter (ADC)

Table 3.15. ADC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
\/	lanut valtana nana	Single ended	0		V <sub>REF</sub>	٧
V <sub>ADCIN</sub>	Input voltage range	Differential	-V <sub>REF</sub> /2		V <sub>REF</sub> /2	V
V <sub>ADCREFIN</sub>	Input range of external ref- erence voltage, single end- ed and differential		1.25		V <sub>DD</sub>	V
V <sub>ADCREFIN_CH7</sub>	Input range of external neg- ative reference voltage on channel 7	See V <sub>ADCREFIN</sub>	0		V <sub>DD</sub> - 1.1	V
V <sub>ADCREFIN_CH6</sub>	Input range of external pos- itive reference voltage on channel 6	See V <sub>ADCREFIN</sub>	0.625		V <sub>DD</sub>	V
V <sub>ADCCMIN</sub>	Common mode input range		0		V <sub>DD</sub>	V
I <sub>ADCIN</sub>	Input current	2pF sampling capacitors		<100		nA
CMRR <sub>ADC</sub>	Analog input common mode rejection ratio			65		dB
1	Avorage active current	1 MSamples/s, 12 bit, external reference		351		μΑ
I <sub>ADC</sub>	Average active current	10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-		67		μΑ



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		MODE in ADCn_CTRL set to 0b00				
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b01		63		μА
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b10		64		μА
I <sub>ADCREF</sub>	Current consumption of internal voltage reference	Internal voltage reference		65		μΑ
C <sub>ADCIN</sub>	Input capacitance			2		pF
R <sub>ADCIN</sub>	Input ON resistance		1			MOhm
R <sub>ADCFILT</sub>	Input RC filter resistance			10		kOhm
C <sub>ADCFILT</sub>	Input RC filter/decoupling capacitance			250		fF
f <sub>ADCCLK</sub>	ADC Clock Frequency				13	MHz
		6 bit	7			ADC- CLK Cycles
t <sub>ADCCONV</sub>	Conversion time	10 bit	11			ADC- CLK Cycles
		12 bit	13			ADC- CLK Cycles
t <sub>ADCACQ</sub>	Acquisition time	Programmable	1		256	ADC- CLK Cycles
t <sub>ADCACQVDD3</sub>	Required acquisition time for VDD/3 reference		2			μs
	Startup time of reference generator and ADC core in NORMAL mode			5		μs
<sup>t</sup> ADCSTART	Startup time of reference generator and ADC core in KEEPADCWARM mode			1		μs
		1 MSamples/s, 12 bit, single ended, internal 1.25V reference		59		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
SNR <sub>ADC</sub>	Signal to Noise Ratio (SNR)	1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		65		dB
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		65		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference		67		dB
		1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		69		dB
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		62		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		67		dB
		200 kSamples/s, 12 bit, dif- ferential, internal 1.25V refer- ence		63		dB
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference		69		dB
		200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		70		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V refer- ence		62		dB
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		64		dB
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
SNDR <sub>ADC</sub>	Signal to Noise-puls-Distor-	1 MSamples/s, 12 bit, differential, internal 2.5V reference		64		dB
- CITAL NADO	tion Ratio (SNDR)	1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference		66		dB
		1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		68		dB
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		66		dB
		200 kSamples/s, 12 bit, dif- ferential, internal 1.25V refer- ence		63		dB
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference		68		dB
		200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		69		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V reference		64		dBc
		1 MSamples/s, 12 bit, single ended, internal 2.5V refer- ence		76		dBc
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		73		dBc
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		66		dBc
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		77		dBc
		1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference		76		dBc
		1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		75		dBc
SFDR <sub>ADC</sub>	Spurious-Free Dynamic Range (SFDR)	1 MSamples/s, 12 bit, differential, 5V reference		69		dBc
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V ref- erence		75		dBc
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		76		dBc
		200 kSamples/s, 12 bit, dif- ferential, internal 1.25V refer- ence		79		dBc
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		79		dBc
		200 kSamples/s, 12 bit, differential, 5V reference		78		dBc
		200 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference		79		dBc




Symbol	Parameter	Condition	Min	Тур	Max	Unit
		200 kSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference		79		dBc
V	Offset voltage	After calibration, single ended		0.3		mV
V <sub>ADCOFFSET</sub>	Oliset voltage	After calibration, differential		0.3		mV
				-1.92		mV/°C
TGRAD <sub>ADCTH</sub>	Thermometer output gradient			-6.3		ADC Codes/ °C
DNL <sub>ADC</sub>	Differential non-linearity (DNL)			±0.7		LSB
INL <sub>ADC</sub>	Integral non-linearity (INL), End point method			±1.2		LSB
MC <sub>ADC</sub>	No missing codes		11.999 <sup>1</sup>	12		bits
CAIN	Gain error drift	1.25V reference		0.01 <sup>2</sup>	0.033 <sup>3</sup>	%/°C
GAIN <sub>ED</sub>	Gain error drift	2.5V reference		0.01 <sup>2</sup>	0.03 <sup>3</sup>	%/°C
OFFRET	Offset error drift	1.25V reference		0.22	0.7 <sup>3</sup>	LSB/°C
OFFSET <sub>ED</sub>	Onset endi unit	2.5V reference		0.2 <sup>2</sup>	0.62 <sup>3</sup>	LSB/°C

<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around 2048 +/- n\*512 where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.13 (p. 30) and Figure 3.14 (p. 31), respectively.

Figure 3.13. Integral Non-Linearity (INL)




<sup>&</sup>lt;sup>2</sup>Typical numbers given by abs(Mean) / (85 - 25).

<sup>&</sup>lt;sup>3</sup>Max number given by (abs(Mean) + 3x stddev) / (85 - 25).




Figure 3.14. Differential Non-Linearity (DNL)






# 3.10.1 Typical performance


Figure 3.15. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°









2.5V Reference



2XVDDVSS Reference




**5VDIFF Reference** 



**VDD** Reference



Figure 3.16. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°










Figure 3.17. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°





**VDD** Reference



Figure 3.18. ADC Absolute Offset, Common Mode = Vdd /2




Figure 3.19. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V







Figure 3.20. ADC Temperature sensor readout



# 3.11 Digital Analog Converter (DAC)

Table 3.16. DAC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V	Output voltage range	VDD voltage reference, single ended	0		V <sub>DD</sub>	V
V <sub>DACOUT</sub>	Output voltage range	VDD voltage reference, differential	-V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>DACCM</sub>	Output common mode voltage range		0		V <sub>DD</sub>	V
		500 kSamples/s, 12bit		400		μA
I <sub>DAC</sub>	Active current including references for 2 channels	100 kSamples/s, 12 bit		200		μA
		1 kSamples/s 12 bit NORMAL		38		μΑ
SR <sub>DAC</sub>	Sample rate				500	ksam- ples/s
		Continuous Mode			1000	kHz
$f_{DAC}$	DAC clock frequency	Sample/Hold Mode			250	kHz
		Sample/Off Mode			250	kHz
CYC <sub>DACCONV</sub>	Clock cyckles per conversion			2		
t <sub>DACCONV</sub>	Conversion time		2			μs
t <sub>DACSETTLE</sub>	Settling time			5		μs
		500 kSamples/s, 12 bit, single ended, internal 1.25V reference		58		dB
SNR <sub>DAC</sub>	Signal to Noise Ratio (SNR)	500 kSamples/s, 12 bit, single ended, internal 2.5V reference		59		dB
		500 kSamples/s, 12 bit, dif- ferential, internal 1.25V refer- ence		58		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		500 kSamples/s, 12 bit, differential, internal 2.5V reference		58		dB
		500 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference		59		dB
		500 kSamples/s, 12 bit, single ended, internal 1.25V reference		57		dB
		500 kSamples/s, 12 bit, single ended, internal 2.5V reference		54		dB
	Signal to Noise-pulse Distortion Ratio (SNDR)	500 kSamples/s, 12 bit, dif- ferential, internal 1.25V refer- ence		56		dB
		500 kSamples/s, 12 bit, differential, internal 2.5V reference		53		dB
		500 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference		55		dB
		500 kSamples/s, 12 bit, single ended, internal 1.25V reference		62		dBc
		500 kSamples/s, 12 bit, single ended, internal 2.5V reference		56		dBc
SFDR <sub>DAC</sub>	Spurious-Free Dynamic Range(SFDR)	500 kSamples/s, 12 bit, dif- ferential, internal 1.25V refer- ence		61		dBc
		500 kSamples/s, 12 bit, differential, internal 2.5V reference		55		dBc
		500 kSamples/s, 12 bit, differential, V <sub>DD</sub> reference		60		dBc
V	Offset voltage	After calibration, single ended		2		mV
V <sub>DACOFFSET</sub>	Onset voltage	After calibration, differential		2		mV
DNL <sub>DAC</sub>	Differential non-linearity			±1		LSB
INL <sub>DAC</sub>	Integral non-linearity			±5		LSB
MC <sub>DAC</sub>	No missing codes			12		bits

# 3.12 Operational Amplifier (OPAMP)

The electrical characteristics for the Operational Amplifiers are based on simulations.

Table 3.17. OPAMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	Active Current	(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, Unity Gain		400		μА
IOPAMP		(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, Unity Gain		100		μΑ



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain		13		μΑ
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		101		dB
G <sub>OL</sub>	Open Loop Gain	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		98		dB
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		91		dB
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		6.1		MHz
GBW <sub>OPAMP</sub>	Gain Bandwidth Product	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		1.8		MHz
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.25		MHz
РМ <sub>ОРАМР</sub>		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, C <sub>L</sub> =75 pF		64		0
	Phase Margin	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, C <sub>L</sub> =75 pF		58		0
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, C <sub>L</sub> =75 pF		58		0
R <sub>INPUT</sub>	Input Resistance			100		Mohm
R <sub>LOAD</sub>	Load Resistance		200			Ohm
I <sub>LOAD_DC</sub>	DC Load Current				11	mA
V	Input Voltage	OPAxHCMDIS=0	V <sub>SS</sub>		$V_{DD}$	V
V <sub>INPUT</sub>		OPAxHCMDIS=1	V <sub>SS</sub>		V <sub>DD</sub> -1.2	V
V <sub>OUTPUT</sub>	Output Voltage		V <sub>SS</sub>		V <sub>DD</sub>	V
V <sub>OFFSET</sub>	Input Offset Voltage	Unity Gain, V <sub>SS</sub> <v<sub>in&lt;<sub>DD</sub>, OPAxHCMDIS=0</v<sub>		6		mV
VOFFSET	input Onset Voltage	Unity Gain, V <sub>SS</sub> <v<sub>in&lt;<sub>DD</sub>-1.2, OPAxHCMDIS=1</v<sub>		1		mV
V <sub>OFFSET_DRIFT</sub>	Input Offset Voltage Drift				0.02	mV/°C
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		3.2		V/µs
SR <sub>OPAMP</sub>	Slew Rate	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		0.8		V/µs
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.1		V/µs
NI	Voltage Noise	V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>		101		μV <sub>RMS</sub>
N <sub>OPAMP</sub>		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>		141		μV <sub>RMS</sub>



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opax-<br="">HCMDIS=0</f<1>		196		μV <sub>RMS</sub>
		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opax-<br="">HCMDIS=1</f<1>		229		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>		1230		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>		2130		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>		1630		μV <sub>RMS</sub>
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1>		2590		μV <sub>RMS</sub>

Figure 3.21. OPAMP Common Mode Rejection Ratio




Figure 3.22. OPAMP Positive Power Supply Rejection Ratio






Figure 3.23. OPAMP Negative Power Supply Rejection Ratio




Figure 3.24. OPAMP Voltage Noise Spectral Density (Unity Gain) V<sub>out</sub>=1V





Figure 3.25. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)





### 3.13 Analog Comparator (ACMP)

#### Table 3.18. ACMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>ACMPIN</sub>	Input voltage range		0		$V_{DD}$	V
V <sub>ACMPCM</sub>	ACMP Common Mode voltage range		0		V <sub>DD</sub>	V
		BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1		μΑ
I <sub>ACMP</sub>	Active current	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87		μΑ
		BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195		μА
I <sub>ACMPREF</sub>	Current consumption of internal voltage reference	Internal voltage reference off. Using external voltage reference		0		μА
		Internal voltage reference		5		μA
V	Offset voltage	Single ended		10		mV
VACMPOFFSET	Oliset voltage	Differential		10		mV
V <sub>ACMPHYST</sub>	ACMP hysteresis	Programmable		17		mV
		CSRESSEL=0b00 in ACMPn_INPUTSEL		39		kOhm
D	Capacitive Sense Internal	CSRESSEL=0b01 in ACMPn_INPUTSEL		71		kOhm
R <sub>CSRES</sub>	Resistance	CSRESSEL=0b10 in ACMPn_INPUTSEL		104		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		136		kOhm

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 41) .  $I_{ACMPREF}$  is zero if an external voltage reference is used.


$$I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$$
 (3.1)


4.0

3.5



Figure 3.26. Typical ACMP Characteristics






HYSTSEL= 0.0 HYSTSEL= 2.0

HYSTSEL= 4.0 HYSTSEL= 6.0

Current consumption







### 3.14 Voltage Comparator (VCMP)

#### Table 3.19. VCMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMPCM</sub>	VCMP Common Mode voltage range			V <sub>DD</sub>		V
I <sub>VCMP</sub> Active current		BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.1		μА
	Active current	BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		14.7		μА
t <sub>VCMPREF</sub>	Startup time reference generator	NORMAL		10		μs
V	Offset valtage	Single ended		10		mV
V <sub>VCMPOFFSET</sub>	Offset voltage	Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			17		mV

The  $V_{DD}$  trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

#### VCMP Trigger Level as a Function of Level Setting



### 3.15 LCD

#### Table 3.20. LCD

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LCDFR</sub>	Frame rate		30		200	Hz
NUM <sub>SEG</sub>	Number of segments supported			34×8		seg
V <sub>LCD</sub>	LCD supply voltage range	Internal boost circuit enabled	2.0		3.8	V
		Display disconnected, static mode, framerate 32 Hz, all segments on.		250		nA
I <sub>LCD</sub>	Steady state current consumption.	Display disconnected, quadruplex mode, framer- ate 32 Hz, all segments on, bias mode to ONETHIRD in LCD_DISPCTRL register.		550		nA
	Steady state Current contri- bution of internal boost.	Internal voltage boost off		0		μΑ
I <sub>LCDBOOST</sub>		Internal voltage boost on, boosting from 2.2 V to 3.0 V.		8.4		μΑ
		VBLEV of LCD_DISPCTRL register to LEVEL0		3.0		V
		VBLEV of LCD_DISPCTRL register to LEVEL1		3.08		V
		VBLEV of LCD_DISPCTRL register to LEVEL2		3.17		V
V	React Voltage	VBLEV of LCD_DISPCTRL register to LEVEL3		3.26		V
V <sub>BOOST</sub>	Boost Voltage	VBLEV of LCD_DISPCTRL register to LEVEL4		3.34		V
		VBLEV of LCD_DISPCTRL register to LEVEL5		3.43		V
		VBLEV of LCD_DISPCTRL register to LEVEL6		3.52		V
		VBLEV of LCD_DISPCTRL register to LEVEL7		3.6		V

The total LCD current is given by Equation 3.3 (p. 44) .  $I_{LCDBOOST}$  is zero if internal boost is off.

# Total LCD Current Based on Operational Mode and Internal Boost $I_{LCDTOTAL} = I_{LCD} + I_{LCDBOOST}$ (3.3)

### 3.16 Digital Peripherals

#### Table 3.21. Digital Peripherals

Symbol	Parameter	Condition	Min	Тур	Max	Unit
l <sub>USART</sub>	USART current	USART idle current, clock enabled		7.5		μΑ/ MHz
l <sub>UART</sub>	UART current	UART idle current, clock enabled		5.63		μΑ/ MHz



Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>LEUART</sub>	LEUART current	LEUART idle current, clock enabled		150		nA
I <sub>I2C</sub>	I2C current	I2C idle current, clock enabled	· · · · · · · · · · · · · · · · · · ·			μΑ/ MHz
I <sub>TIMER</sub>	TIMER current	TIMER_0 idle current, clock enabled		8.75		μΑ/ MHz
I <sub>LETIMER</sub>	LETIMER current	LETIMER idle current, clock enabled		150		nA
I <sub>PCNT</sub>	PCNT current	PCNT idle current, clock enabled		100		nA
I <sub>RTC</sub>	RTC current	RTC idle current, clock enabled		100		nA
I <sub>LCD</sub>	LCD current	LCD idle current, clock enabled		100		nA
I <sub>AES</sub>	AES current	AES idle current, clock enabled		2.5		μΑ/ MHz
I <sub>GPIO</sub>	GPIO current	GPIO idle current, clock enabled		5.31		μΑ/ MHz
I <sub>EBI</sub>	EBI current	EBI idle current, clock enabled		1.56		μΑ/ MHz
I <sub>PRS</sub>	PRS current	PRS idle current		2,81		μΑ/ MHz
I <sub>DMA</sub>	DMA current	Clock enable		8.12		μΑ/ MHz



### 4 Pinout and Package

#### Note

Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32GG990.

#### 4.1 Pinout

The *EFM32GG990* pinout is shown in Figure 4.1 (p. 46) and Table 4.1 (p. 46). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.

Figure 4.1. EFM32GG990 Pinout (top view, not to scale)




Table 4.1. Device Pinout

	GA112 Pin# and Name	Pin Alternate Functionality / Description				
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
A1	PE15	LCD_SEG11	EBI_AD07 #0/1/2	TIM3_CC1 #0	LEU0_RX #2	
A2	PE14	LCD_SEG10	EBI_AD06 #0/1/2	TIM3_CC0 #0	LEU0_TX #2	
А3	PE12	LCD_SEG8	EBI_AD04 #0/1/2	TIM1_CC2 #1	US0_RX #3 US0_CLK #0 I2C0_SDA #6	CMU_CLK1 #2 LES_ALTEX6 #0



	GA112 Pin# and Name		Pin Altern	ate Functionality /	Description	
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
A4	PE9	LCD_SEG5	EBI_AD01 #0/1/2	PCNT2_S1IN #1		
A5	PD10	LCD_SEG29	EBI_CS1 #0/1/2			
A6	PF7	LCD_SEG25	EBI_BL1 #0/1/2	TIM0_CC1 #2	U0_RX #0	
A7	PF5	LCD_SEG3	EBI_REn #0/2	TIM0_CDTI2 #2/5	USB_VBUSEN #0	PRS_CH2 #1
A8	PF12				USB_ID #0	
A9	PE4	LCD_COM0	EBI_A11 #0/1/2		US0_CS #1	
A10	PF10				U1_TX #1 USB_DM #0	
A11	PF11				U1_RX #1 USB_DP #0	
B1	PA15	LCD_SEG12	EBI_AD08 #0/1/2	TIM3_CC2 #0		
B2	PE13	LCD_SEG9	EBI_AD05 #0/1/2		US0_TX #3 US0_CS #0 I2C0_SCL #6	LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5
В3	PE11	LCD_SEG7	EBI_AD03 #0/1/2	TIM1_CC1 #1	US0_RX #0	LES_ALTEX5 #0 BOOTLOADER_RX
B4	PE8	LCD_SEG4	EBI_AD00 #0/1/2	PCNT2_S0IN #1		PRS_CH3 #1
B5	PD11	LCD_SEG30	EBI_CS2 #0/1/2			
В6	PF8	LCD_SEG26	EBI_WEn #1	TIM0_CC2 #2		ETM_TCLK #1
В7	PF6	LCD_SEG24	EBI_BL0 #0/1/2	TIM0_CC0 #2	U0_TX #0	
В8	USB_VBUS	USB 5.0 V VBUS input.				
В9	PE5	LCD_COM1	EBI_A12 #0/1/2		US0_CLK #1	
B10	USB_VREGI	USB Input to internal 3.3	V regulator.			
B11	USB_VREGO	USB Decoupling for inte	rnal 3.3 V USB regulator ar	nd regulator output.		
C1	PA1	LCD_SEG14	EBI_AD10 #0/1/2	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0 PRS_CH1 #0
C2	PA0	LCD_SEG13	EBI_AD09 #0/1/2	TIM0_CC0 #0/1/4	LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 GPIO_EM4WU0
СЗ	PE10	LCD_SEG6	EBI_AD02 #0/1/2	TIM1_CC0 #1	US0_TX #0	BOOTLOADER_TX
C4	PD13					ETM_TD1 #1
C5	PD12	LCD_SEG31	EBI_CS3 #0/1/2			
C6	PF9	LCD_SEG27	EBI_REn #1			ETM_TD0 #1
C7	VSS	Ground				
C8	PF2	LCD_SEG0	EBI_ARDY #0/1/2	TIM0_CC2 #5	LEU0_TX #4	ACMP1_O #0 DBG_SWO #0 GPIO_EM4WU4
C9	PE6	LCD_COM2	EBI_A13 #0/1/2		US0_RX #1	
C10	PC10	ACMP1_CH2	EBI_A10 #1/2	TIM2_CC2 #2	US0_RX #2	LES_CH10 #0
C11	PC11	ACMP1_CH3	EBI_ALE #1/2		US0_TX #2	LES_CH11 #0
D1	PA3	LCD_SEG16	EBI_AD12 #0/1/2	TIM0_CDTI0 #0	U0_TX #2	LES_ALTEX2 #0 ETM_TD1 #3
D2	PA2	LCD_SEG15	EBI_AD11 #0/1/2	TIM0_CC2 #0/1		CMU_CLK0 #0 ETM_TD0 #3
D3	PB15					ETM_TD2 #1



	GA112 Pin# and Name		Pin Altern	ate Functionality /	Description	
Pin #	Pin Name	Analog	ЕВІ	Timers	Communication	Other
D4	VSS	Ground				
D5	IOVDD_6	Digital IO power supply 6	S.			
D6	PD9	LCD_SEG28	EBI_CS0 #0/1/2			
D7	IOVDD_5	Digital IO power supply 5	5.			_
D8	PF1			TIM0_CC1 #5 LETIM0_OUT1 #2	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0/1/2/3 GPIO_EM4WU3
D9	PE7	LCD_COM3	EBI_A14 #0/1/2		US0_TX #1	
D10	PC8	ACMP1_CH0	EBI_A15 #0/1/2	TIM2_CC0 #2	US0_CS #2	LES_CH8 #0
D11	PC9	ACMP1_CH1	EBI_A09 #1/2	TIM2_CC1 #2	US0_CLK #2	LES_CH9 #0 GPIO_EM4WU2
E1	PA6	LCD_SEG19	EBI_AD15 #0/1/2		LEU1_RX #1	ETM_TCLK #3 GPIO_EM4WU1
E2	PA5	LCD_SEG18	EBI_AD14 #0/1/2	TIM0_CDTI2 #0	LEU1_TX #1	LES_ALTEX4 #0 ETM_TD3 #3
E3	PA4	LCD_SEG17	EBI_AD13 #0/1/2	TIM0_CDTI1 #0	U0_RX #2	LES_ALTEX3 #0 ETM_TD2 #3
E4	PB0	LCD_SEG32	EBI_A16 #0/1/2	TIM1_CC0 #2		
E8	PF0			TIM0_CC0 #5 LETIM0_OUT0 #2	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK #0/1/2/3
E9	PE0		EBI_A07 #0/1/2	TIM3_CC0 #1 PCNT0_S0IN #1	U0_TX #1 I2C1_SDA #2	
E10	PE1		EBI_A08 #0/1/2	TIM3_CC1 #1 PCNT0_S1IN #1	U0_RX #1 I2C1_SCL #2	
E11	PE3	BU_STAT	EBI_A10 #0		U1_RX #3	ACMP1_O #1
F1	PB1	LCD_SEG33	EBI_A17 #0/1/2	TIM1_CC1 #2		
F2	PB2	LCD_SEG34	EBI_A18 #0/1/2	TIM1_CC2 #2		
F3	PB3	LCD_SEG20/ LCD_COM4	EBI_A19 #0/1/2	PCNT1_S0IN #1	US2_TX #1	
F4	PB4	LCD_SEG21/ LCD_COM5	EBI_A20 #0/1/2	PCNT1_S1IN #1	US2_RX #1	
F8	VDD_DREG	Power supply for on-chip	voltage regulator.			
F9	VSS_DREG	Ground for on-chip voltage	ge regulator.			
F10	PE2	BU_VOUT	EBI_A09 #0	TIM3_CC2 #1	U1_TX #3	ACMP0_O #1
F11	DECOUPLE	Decouple output for on-c	hip voltage regulator. An e	xternal capacitance of size	e C <sub>DECOUPLE</sub> is required at t	his pin.
G1	PB5	LCD_SEG22/ LCD_COM6	EBI_A21 #0/1/2		US2_CLK #1	
G2	PB6	LCD_SEG23/ LCD_COM7	EBI_A22 #0/1/2		US2_CS #1	
G3	VSS	Ground				
G4	IOVDD_0	Digital IO power supply 0	).			
G8	IOVDD_4	Digital IO power supply 4	l			
G9	VSS	Ground				
G10	PC6	ACMP0_CH6	EBI_A05 #0/1/2		LEU1_TX #0 I2C0_SDA #2	LES_CH6 #0 ETM_TCLK #2
G11	PC7	ACMP0_CH7	EBI_A06 #0/1/2		LEU1_RX #0	LES_CH7 #0



	GA112 Pin# and Name		Pin Alterna	ate Functionality /	Description	
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
					I2C0_SCL #2	ETM_TD0 #2
H1	PC0	DAC0_OUT0ALT #0/ OPAMP_OUT0ALT ACMP0_CH0	EBI_A23 #0/1/2	TIM0_CC1 #4 PCNT0_S0IN #2	US0_TX #5 US1_TX #0 I2C0_SDA #4	LES_CH0 #0 PRS_CH2 #0
H2	PC2	DAC0_OUT0ALT #2/ OPAMP_OUT0ALT ACMP0_CH2	EBI_A25 #0/1/2	TIM0_CDTI0 #4	US2_TX #0	LES_CH2 #0
НЗ	PD14				I2C0_SDA #3	
H4	PA7	LCD_SEG35	EBI_CSTFT #0/1/2			
H5	PA8	LCD_SEG36	EBI_DCLK #0/1/2	TIM2_CC0 #0		
H6	VSS	Ground			J	
H7	IOVDD_3	Digital IO power supply	 3.			
H8	PD8	BU_VIN				CMU_CLK1 #1
H9	PD5	ADC0_CH5 DAC0_OUT2 #0/ OPAMP_OUT2			LEU0_RX #0	ETM_TD3 #0/2
H10	PD6	ADC0_CH6 DAC0_P1 #0/ OPAMP_P1		TIM1_CC0 #4 LETIM0_OUT0 #0 PCNT0_S0IN #3	US1_RX #2 I2C0_SDA #1	LES_ALTEX0 #0 ACMP0_O #2 ETM_TD0 #0
H11	PD7	ADC0_CH7 DAC0_N1 #0/ OPAMP_N1		TIM1_CC1 #4 LETIM0_OUT1 #0 PCNT0_S1IN #3	US1_TX #2 I2C0_SCL #1	CMU_CLK0 #2 LES_ALTEX1 #0 ACMP1_O #2 ETM_TCLK #0
J1	PC1	DAC0_OUT0ALT #1/ OPAMP_OUT0ALT ACMP0_CH1	EBI_A24 #0/1/2	TIM0_CC2 #4 PCNT0_S1IN #2	US0_RX #5 US1_RX #0 I2C0_SCL #4	LES_CH1 #0 PRS_CH3 #0
J2	PC3	DAC0_OUT0ALT #3/ OPAMP_OUT0ALT ACMP0_CH3	EBI_NANDREn #0/1/2	TIM0_CDTI1 #4	US2_RX #0	LES_CH3#0
J3	PD15				I2C0_SCL #3	
J4	PA12	LCD_BCAP_P	EBI_A00 #0/1/2	TIM2_CC0 #1		
J5	PA9	LCD_SEG37	EBI_DTEN #0/1/2	TIM2_CC1 #0		
J6	PA10	LCD_SEG38	EBI_VSNC #0/1/2	TIM2_CC2 #0		
J7	PB9		EBI_A03 #0/1/2		U1_TX #2	
J8	PB10		EBI_A04 #0/1/2		U1_RX #2	
J9	PD2	ADC0_CH2	EBI_A27 #0/1/2	TIM0_CC1 #3	US1_CLK #1 USB_DMPU #0	DBG_SWO #3
J10	PD3	ADC0_CH3 DAC0_N2 #0/ OPAMP_N2		TIM0_CC2 #3	US1_CS #1	ETM_TD1 #0/2
J11	PD4	ADC0_CH4 DAC0_P2 #0/ OPAMP_P2			LEU0_TX #0	ETM_TD2 #0/2
K1	PB7	LFXTAL_P		TIM1_CC0 #3	US0_TX #4 US1_CLK #0	
K2	PC4	DAC0_P0 #0/ OPAMP_P0 ACMP0_CH4	EBI_A26 #0/1/2	TIM0_CDTI2 #4 LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0 I2C1_SDA #0	LES_CH4 #0
K3	PA13	LCD_BCAP_N	EBI_A01 #0/1/2	TIM2_CC1 #1		
K4	VSS	Ground				
K5	PA11	LCD_SEG39	EBI_HSNC #0/1/2			



	GA112 Pin# and Name		Pin Altern	ate Functionality /	Description	
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other
K6	RESETn	Reset input. Active low, with internal	pull-up.			
K7	AVSS_1	Analog ground 1.				
K8	AVDD_2	Analog power supply 2.				
K9	AVDD_1	Analog power supply 1.				
K10	AVSS_0	Analog ground 0.				
K11	PD1	ADC0_CH1 DAC0_OUT1ALT #4/ OPAMP_OUT1ALT		TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2
L1	PB8	LFXTAL_N		TIM1_CC1 #3	US0_RX #4 US1_CS #0	
L2	PC5	DAC0_N0 #0/ OPAMP_N0 ACMP0_CH5	EBI_NANDWEn #0/1/2	LETIMO_OUT1 #3 PCNT1_S1IN #0	US2_CS #0 I2C1_SCL #0	LES_CH5#0
L3	PA14	LCD_BEXT	EBI_A02 #0/1/2	TIM2_CC2 #1		
L4	IOVDD_1	Digital IO power supply	1.			
L5	PB11	DAC0_OUT0 #0/ OPAMP_OUT0		TIM1_CC2 #3 LETIM0_OUT0 #1	I2C1_SDA #1	
L6	PB12	DAC0_OUT1 #0/ OPAMP_OUT1		LETIM0_OUT1 #1	I2C1_SCL #1	
L7	AVSS_2	Analog ground 2.				
L8	PB13	HFXTAL_P			US0_CLK #4/5 LEU0_TX #1	
L9	PB14	HFXTAL_N			US0_CS #4/5 LEU0_RX #1	
L10	AVDD_0	Analog power supply 0.				
L11	PD0	ADC0_CH0 DAC0_OUT0ALT #4/ OPAMP_OUT0ALT DAC0_OUT2 #1/ OPAMP_OUT2		PCNT2_S0IN #0		

### 4.2 Alternate functionality pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 50). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

#### Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCA-TION bitfield. In these cases, the pinout is shown in the column corresponding to LOCA-TION 0.

Table 4.2. Alternate functionality overview

Alternate			LOC	ATION				
Functionality	0 1 2 3 4 5 6						Description	
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2							Analog comparator ACMP0, channel 2.



Alternate			LOC	CATION							
Functionality	0	1	2	3	4	5	6	Description			
ACMP0_CH3	PC3							Analog comparator ACMP0, channel 3.			
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.			
ACMP0_CH5	PC5							Analog comparator ACMP0, channel 5.			
ACMP0_CH6	PC6							Analog comparator ACMP0, channel 6.			
ACMP0_CH7	PC7							Analog comparator ACMP0, channel 7.			
ACMP0_O	PE13	PE2	PD6					Analog comparator ACMP0, digital output.			
ACMP1_CH0	PC8							Analog comparator ACMP1, channel 0.			
ACMP1_CH1	PC9							Analog comparator ACMP1, channel 1.			
ACMP1_CH2	PC10							Analog comparator ACMP1, channel 2.			
ACMP1_CH3	PC11							Analog comparator ACMP1, channel 3.			
ACMP1_O	PF2	PE3	PD7					Analog comparator ACMP1, digital output.			
ADC0_CH0	PD0							Analog to digital converter ADC0, input channel number 0.			
ADC0_CH1	PD1							Analog to digital converter ADC0, input channel number 1.			
ADC0_CH2	PD2							Analog to digital converter ADC0, input channel number 2.			
ADC0_CH3	PD3							Analog to digital converter ADC0, input channel number 3.			
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.			
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.			
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.			
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.			
BOOTLOADER_RX	PE11							Bootloader RX			
BOOTLOADER_TX	PE10							Bootloader TX			
BU_STAT	PE3							Backup Power Domain status, whether or not the system is in backup mode			
BU_VIN	PD8							Battery input for Backup Power Domain			
BU_VOUT	PE2							Power output for Backup Power Domain			
CMU_CLK0	PA2		PD7					Clock Management Unit, clock output number 0.			
CMU_CLK1	PA1	PD8	PE12					Clock Management Unit, clock output number 1.			
DAC0_N0 / OPAMP_N0	PC5							Operational Amplifier 0 external negative input.			
DAC0_N1 / OPAMP_N1	PD7							Operational Amplifier 1 external negative input.			
DAC0_N2 / OPAMP_N2	PD3							Operational Amplifier 2 external negative input.			
DAC0_OUT0 / OPAMP_OUT0	PB11							Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0.			
DAC0_OUT0ALT / OPAMP_OUT0ALT	PC0	PC1	PC2	PC3	PD0			Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0.			
DAC0_OUT1 / OPAMP_OUT1	PB12							Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1.			
DACO_OUT1ALT / OPAMP_OUT1ALT					PD1			Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.			
DAC0_OUT2 / OPAMP_OUT2	PD5	PD0						Digital to Analog Converter DAC0_OUT2 / OPAMP output channel number 2.			
DAC0_P0 / OPAMP_P0	PC4							Operational Amplifier 0 external positive input.			
DAC0_P1 / OPAMP_P1	PD6							Operational Amplifier 1 external positive input.			



Alternate			LOC	CATION				
Functionality	0	1	2	3	4	5	6	Description
DAC0_P2 / OPAMP_P2	PD4							Operational Amplifier 2 external positive input.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0	PF0	PF0				Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1	PF1	PF1				Note that this function is enabled to pin out of reset, and has a built-in pull up.
DDC CWO	DEO		DD4	DDO				Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2		PD1	PD2				Note that this function is not enabled after reset, and must be enabled by software to be used.
EBI_A00	PA12	PA12	PA12					External Bus Interface (EBI) address output pin 00.
EBI_A01	PA13	PA13	PA13					External Bus Interface (EBI) address output pin 01.
EBI_A02	PA14	PA14	PA14					External Bus Interface (EBI) address output pin 02.
EBI_A03	PB9	PB9	PB9					External Bus Interface (EBI) address output pin 03.
EBI_A04	PB10	PB10	PB10					External Bus Interface (EBI) address output pin 04.
EBI_A05	PC6	PC6	PC6					External Bus Interface (EBI) address output pin 05.
EBI_A06	PC7	PC7	PC7					External Bus Interface (EBI) address output pin 06.
EBI_A07	PE0	PE0	PE0					External Bus Interface (EBI) address output pin 07.
EBI_A08	PE1	PE1	PE1					External Bus Interface (EBI) address output pin 08.
EBI_A09	PE2	PC9	PC9					External Bus Interface (EBI) address output pin 09.
EBI_A10	PE3	PC10	PC10					External Bus Interface (EBI) address output pin 10.
EBI_A11	PE4	PE4	PE4					External Bus Interface (EBI) address output pin 11.
EBI_A12	PE5	PE5	PE5					External Bus Interface (EBI) address output pin 12.
EBI_A13	PE6	PE6	PE6					External Bus Interface (EBI) address output pin 13.
EBI_A14	PE7	PE7	PE7					External Bus Interface (EBI) address output pin 14.
EBI_A15	PC8	PC8	PC8					External Bus Interface (EBI) address output pin 15.
EBI_A16	PB0	PB0	PB0					External Bus Interface (EBI) address output pin 16.
EBI_A17	PB1	PB1	PB1					External Bus Interface (EBI) address output pin 17.
EBI_A18	PB2	PB2	PB2					External Bus Interface (EBI) address output pin 18.
EBI_A19	PB3	PB3	PB3					External Bus Interface (EBI) address output pin 19.
EBI_A20	PB4	PB4	PB4					External Bus Interface (EBI) address output pin 20.
EBI_A21	PB5	PB5	PB5					External Bus Interface (EBI) address output pin 21.
EBI_A22	PB6	PB6	PB6					External Bus Interface (EBI) address output pin 22.
EBI_A23	PC0	PC0	PC0					External Bus Interface (EBI) address output pin 23.
EBI_A24	PC1	PC1	PC1					External Bus Interface (EBI) address output pin 24.
EBI_A25	PC2	PC2	PC2					External Bus Interface (EBI) address output pin 25.
EBI_A26	PC4	PC4	PC4					External Bus Interface (EBI) address output pin 26.
EBI_A27	PD2	PD2	PD2					External Bus Interface (EBI) address output pin 27.
EBI_AD00	PE8	PE8	PE8					External Bus Interface (EBI) address and data input / out put pin 00.
EBI_AD01	PE9	PE9	PE9					External Bus Interface (EBI) address and data input / out put pin 01.
EBI_AD02	PE10	PE10	PE10					External Bus Interface (EBI) address and data input / out-put pin 02.



Alternate			LOC	ATION						
Functionality	0	1	2	3	4	5	6	Description		
EBI_AD03	PE11	PE11	PE11					External Bus Interface (EBI) address and data input / output pin 03.		
EBI_AD04	PE12	PE12	PE12					External Bus Interface (EBI) address and data input / out-put pin 04.		
EBI_AD05	PE13	PE13	PE13					External Bus Interface (EBI) address and data input / output pin 05.		
EBI_AD06	PE14	PE14	PE14					External Bus Interface (EBI) address and data input / output pin 06.		
EBI_AD07	PE15	PE15	PE15					External Bus Interface (EBI) address and data input / out-put pin 07.		
EBI_AD08	PA15	PA15	PA15					External Bus Interface (EBI) address and data input / out-put pin 08.		
EBI_AD09	PA0	PA0	PA0					External Bus Interface (EBI) address and data input / out-put pin 09.		
EBI_AD10	PA1	PA1	PA1					External Bus Interface (EBI) address and data input / output pin 10.		
EBI_AD11	PA2	PA2	PA2					External Bus Interface (EBI) address and data input / out-put pin 11.		
EBI_AD12	PA3	PA3	PA3					External Bus Interface (EBI) address and data input / out-put pin 12.		
EBI_AD13	PA4	PA4	PA4					External Bus Interface (EBI) address and data input / output pin 13.		
EBI_AD14	PA5	PA5	PA5					External Bus Interface (EBI) address and data input / output pin 14.		
EBI_AD15	PA6	PA6	PA6					External Bus Interface (EBI) address and data input / output pin 15.		
EBI_ALE		PC11	PC11					External Bus Interface (EBI) Address Latch Enable output.		
EBI_ARDY	PF2	PF2	PF2					External Bus Interface (EBI) Hardware Ready Control input.		
EBI_BL0	PF6	PF6	PF6					External Bus Interface (EBI) Byte Lane/Enable pin 0.		
EBI_BL1	PF7	PF7	PF7					External Bus Interface (EBI) Byte Lane/Enable pin 1.		
EBI_CS0	PD9	PD9	PD9					External Bus Interface (EBI) Chip Select output 0.		
EBI_CS1	PD10	PD10	PD10					External Bus Interface (EBI) Chip Select output 1.		
EBI_CS2	PD11	PD11	PD11					External Bus Interface (EBI) Chip Select output 2.		
EBI_CS3	PD12	PD12	PD12					External Bus Interface (EBI) Chip Select output 3.		
EBI_CSTFT	PA7	PA7	PA7					External Bus Interface (EBI) Chip Select output TFT.		
EBI_DCLK	PA8	PA8	PA8					External Bus Interface (EBI) TFT Dot Clock pin.		
EBI_DTEN	PA9	PA9	PA9					External Bus Interface (EBI) TFT Data Enable pin.		
EBI_HSNC	PA11	PA11	PA11					External Bus Interface (EBI) TFT Horizontal Synchronization pin.		
EBI_NANDREn	PC3	PC3	PC3					External Bus Interface (EBI) NAND Read Enable output.		
EBI_NANDWEn	PC5	PC5	PC5					External Bus Interface (EBI) NAND Write Enable output.		
EBI_REn	PF5	PF9	PF5					External Bus Interface (EBI) Read Enable output.		
EBI_VSNC	PA10	PA10	PA10					External Bus Interface (EBI) TFT Vertical Synchronization pin.		
EBI_WEn		PF8						External Bus Interface (EBI) Write Enable output.		
ETM_TCLK	PD7	PF8	PC6	PA6				Embedded Trace Module ETM clock .		
ETM_TD0	PD6	PF9	PC7	PA2				Embedded Trace Module ETM data 0.		
ETM_TD1	PD3	PD13	PD3	PA3				Embedded Trace Module ETM data 1.		



Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
ETM_TD2	PD4	PB15	PD4	PA4				Embedded Trace Module ETM data 2.
ETM_TD3	PD5		PD5	PA5				Embedded Trace Module ETM data 3.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU1	PA6							Pin can be used to wake the system up from EM4
GPIO_EM4WU2	PC9							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal (4 - 48 MHz) negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal (4 - 48 MHz) positive pin.
I2C0_SCL	PA1	PD7	PC7	PD15	PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6	PD14	PC0	PF0	PE12	I2C0 Serial Data input / output.
I2C1_SCL	PC5	PB12	PE1					I2C1 Serial Clock Line input / output.
I2C1_SDA	PC4	PB11	PE0					I2C1 Serial Data input / output.
LCD_BCAP_N	PA13							LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BCAP_P	PA12							LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BEXT	PA14							LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.  An external LCD voltage may also be applied to this pin if the booster is not enabled.  If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO.
LCD_COM0	PE4							LCD driver common line number 0.
LCD_COM1	PE5							LCD driver common line number 1.
LCD_COM2	PE6							LCD driver common line number 2.
LCD_COM3	PE7							LCD driver common line number 3.
LCD_SEG0	PF2							LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG3	PF5							LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG4	PE8							LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG5	PE9							LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG6	PE10							LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG7	PE11							LCD segment line 7. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG8	PE12							LCD segment line 8. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG9	PE13							LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG10	PE14							LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.



Alternate			LOC	ATION								
Functionality	0	1	2	3	4	5	6	Description				
LCD_SEG11	PE15							LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.				
LCD_SEG12	PA15							LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.				
LCD_SEG13	PA0							LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.				
LCD_SEG14	PA1							LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.				
LCD_SEG15	PA2							LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.				
LCD_SEG16	PA3							LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4.				
LCD_SEG17	PA4							LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4.				
LCD_SEG18	PA5							LCD segment line 18. Segments 16, 17, 18 and 19 are controlled by SEGEN4.				
LCD_SEG19	PA6							LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4.				
LCD_SEG20/ LCD_COM4	PB3							LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4				
LCD_SEG21/ LCD_COM5	PB4							LCD segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5				
LCD_SEG22/ LCD_COM6	PB5							LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6				
LCD_SEG23/ LCD_COM7	PB6							LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7				
LCD_SEG24	PF6							LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.				
LCD_SEG25	PF7							LCD segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGEN6.				
LCD_SEG26	PF8							LCD segment line 26. Segments 24, 25, 26 and 27 are controlled by SEGEN6.				
LCD_SEG27	PF9							LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGEN6.				
LCD_SEG28	PD9							LCD segment line 28. Segments 28, 29, 30 and 31 are controlled by SEGEN7.				
LCD_SEG29	PD10							LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7.				
LCD_SEG30	PD11							LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7.				
LCD_SEG31	PD12							LCD segment line 31. Segments 28, 29, 30 and 31 are controlled by SEGEN7.				
LCD_SEG32	PB0							LCD segment line 32. Segments 32, 33, 34 and 35 are controlled by SEGEN8.				
LCD_SEG33	PB1							LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8.				
LCD_SEG34	PB2							LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8.				
LCD_SEG35	PA7							LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8.				
LCD_SEG36	PA8							LCD segment line 36. Segments 36, 37, 38 and 39 are controlled by SEGEN9.				



Alternate			LOC	CATION				
Functionality	0	1	2	3	4	5	6	Description
LCD_SEG37	PA9							LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG38	PA10							LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LCD_SEG39	PA11							LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9.
LES_ALTEX0	PD6							LESENSE alternate exite output 0.
LES_ALTEX1	PD7							LESENSE alternate exite output 1.
LES_ALTEX2	PA3							LESENSE alternate exite output 2.
LES_ALTEX3	PA4							LESENSE alternate exite output 3.
LES_ALTEX4	PA5							LESENSE alternate exite output 4.
LES_ALTEX5	PE11							LESENSE alternate exite output 5.
LES_ALTEX6	PE12							LESENSE alternate exite output 6.
LES_ALTEX7	PE13							LESENSE alternate exite output 7.
LES_CH0	PC0							LESENSE channel 0.
LES_CH1	PC1							LESENSE channel 1.
LES_CH2	PC2							LESENSE channel 2.
LES_CH3	PC3							LESENSE channel 3.
LES_CH4	PC4							LESENSE channel 4.
LES_CH5	PC5							LESENSE channel 5.
LES_CH6	PC6							LESENSE channel 6.
LES_CH7	PC7							LESENSE channel 7.
LES_CH8	PC8							LESENSE channel 8.
LES_CH9	PC9							LESENSE channel 9.
LES_CH10	PC10							LESENSE channel 10.
LES_CH11	PC11							LESENSE channel 11.
LETIM0_OUT0	PD6	PB11	PF0	PC4				Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5				Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15	PF1	PA0			LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14	PF0	PF2			LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6						LEUART1 Receive input.
LEU1_TX	PC6	PA5						LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pi
PCNT0_S0IN		PE0	PC0	PD6				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN		PE1	PC1	PD7				Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4	PB3						Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5	PB4						Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8						Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9						Pulse Counter PCNT2 input number 1.
PRS_CH0	PA0							Peripheral Reflex System PRS, channel 0.



Alternate								
Functionality	0	1	2	3	4	5	6	Description
PRS_CH1	PA1							Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0	PF5						Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1	PE8						Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0	PF6	PD1	PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1	PF7	PD2	PC0	PF1		Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2	PF8	PD3	PC1	PF2		Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	PA3				PC2			Timer 0 Complimentary Deat Time Insertion channel 0.
TIM0_CDTI1	PA4				PC3			Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2	PA5		PF5		PC4	PF5		Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0		PE10	PB0	PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1		PE11	PB1	PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2		PE12	PB2	PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8	PA12	PC8					Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9	PA13	PC9					Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10	PA14	PC10					Timer 2 Capture Compare input / output channel 2.
TIM3_CC0	PE14	PE0						Timer 3 Capture Compare input / output channel 0.
TIM3_CC1	PE15	PE1						Timer 3 Capture Compare input / output channel 1.
TIM3_CC2	PA15	PE2						Timer 3 Capture Compare input / output channel 2.
U0_RX	PF7	PE1	PA4					UART0 Receive input.
U0_TX	PF6	PE0	PA3					UART0 Transmit output. Also used as receive input in half duplex communication.
U1_RX		PF11	PB10	PE3				UART1 Receive input.
U1_TX		PF10	PB9	PE2				UART1 Transmit output. Also used as receive input in half duplex communication.
US0_CLK	PE12	PE5	PC9		PB13	PB13		USART0 clock input / output.
US0_CS	PE13	PE4	PC8		PB14	PB14		USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX	PE11	PE6	PC10	PE12	PB8	PC1		USART0 Synchronous mode Master Input / Slave Output (MISO).
US0_TX	PE10	PE7	PC11	PE13	PB7	PC0		USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
030_1X	FLIO	FL7	FOIT	FLIS	FBI	100		USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7	PD2	PF0					USART1 clock input / output.
US1_CS	PB8	PD3	PF1					USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1	PD1	PD6					USART1 Synchronous mode Master Input / Slave Output (MISO).
US1_TX	PC0	PD0	PD7					USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
551_17	1 00	1 00						USART1 Synchronous mode Master Output / Slave Input (MOSI).
US2_CLK	PC4	PB5						USART2 clock input / output.
US2_CS	PC5	PB6						USART2 chip select input / output.
US2_RX	PC3	PB4						USART2 Asynchronous Receive.



Alternate			LOC	ATION				
Functionality	0	1	2	3	4	5	6	Description
								USART2 Synchronous mode Master Input / Slave Output (MISO).
US2_TX	PC2	PB3						USART2 Asynchronous Transmit.Also used as receive input in half duplex communication.  USART2 Synchronous mode Master Output / Slave Input (MOSI).
USB_DM	PF10							USB D- pin.
USB_DMPU	PD2							USB D- Pullup control.
USB_DP	PF11							USB D+ pin.
USB_ID	PF12							USB ID pin. Used in OTG mode.
USB_VBUS	USB_VBUS							USB 5 V VBUS input.
USB_VBUSEN	PF5							USB 5 V VBUS enable.
USB_VREGI	USB_VREGI							USB Input to internal 3.3 V regulator
USB_VREGO	USV_VREGO							USB Decoupling for internal 3.3 V USB regulator and regulator output

### 4.3 GPIO pinout overview

The specific GPIO pins available in *EFM32GG990* is shown in Table 4.3 (p. 58). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port in indicated by a number from 15 down to 0.

Table 4.3. GPIO Pinout


Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	-	-	-	-	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	-	-	-	PF12	PF11	PF10	PF9	PF8	PF7	PF6	PF5	-	-	PF2	PF1	PF0

### 4.4 Opamp pinout overview

The specific opamp terminals available in *EFM32GG990* is shown in Figure 4.2 (p. 59) .




Figure 4.2. Opamp Pinout



### 4.5 BGA112 Package

Figure 4.3. BGA112



#### Note:

- 1. The dimensions in parenthesis are reference.
- 2. Datum 'C' and seating plane are defined by the crown of the solder balls.
- 3. All dimensions are in millimeters.



The BGA112 Package uses SAC105 solderballs.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).



# **5 PCB Layout and Soldering**

### 5.1 Recommended PCB Layout

Figure 5.1. BGA112 PCB Land Pattern




Table 5.1. BGA112 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Row name and column number
а	0.35	r1	А
b	0.80	rn	L
d	8.00	c1	1
е	8.00	cn	11



Figure 5.2. BGA112 PCB Solder Mask




Table 5.2. BGA112 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.48
b	0.80
d	8.00
е	8.00



Figure 5.3. BGA112 PCB Stencil Design




Table 5.3. BGA112 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.33
b	0.80
d	8.00
е	8.00

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.

### 5.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

The packages have a Moisture Sensitivity Level rating of 3, please see the latest IPC/JEDEC J-STD-033 standard for MSL description and level 3 bake conditions.




## 6 Chip Marking, Revision and Errata

### 6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking



### 6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 64). If the revision says "ES" (Engineering Sample), the revision must be read out electronically as specified in the reference manual.

### 6.3 Errata

Please see the dxxxx\_efm32gg990\_errata.pdf for description and resolution of device erratas. This document is available in Simplicity Studio and online at http://www.energymicro.com/downloads/datasheets.



### **7 Revision History**

#### 7.1 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Other minor corrections.

#### **7.2 Revision 0.98**

May 25th, 2012

Corrected BGA solder balls material description.

Corrected EM3 current consumption in the Electrical Characteristics section.

#### **7.3 Revision 0.96**

February 28th, 2012

Added reference to errata document.

Corrected BGA112 package drawing.

Updated PCB land pattern, solder mask and stencil design.

#### **7.4 Revision 0.95**

September 28th, 2011

Flash configuration for Giant Gecko is now 1024KB or 512KB. For flash sizes below 512KB, see the Leopard Gecko Family.

Corrected operating voltage from 1.8 V to 1.85 V.

Added rising POR level to Electrical Characteristics section.

Updated Minimum Load Capacitance (C<sub>LFXOL</sub>) Requirement For Safe Crystal Startup.

Added Gain error drift and Offset error drift to ADC table.

Added Opamp pinout overview.

Added reference to errata document.

Corrected BGA112 package drawing.

Updated PCB land pattern, solder mask and stencil design.

#### 7.5 Revision 0.91

March 21th, 2011

Added new alternative locations for EBI and SWO.



Added new USB Pin to pinout table.

Corrected slew rate data for Opamps.

### **7.6 Revision 0.90**

February 4th, 2011

Initial preliminary release.



### A Disclaimer and Trademarks

#### A.1 Disclaimer

Energy Micro AS intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Energy Micro products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Energy Micro reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Energy Micro shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Energy Micro. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Energy Micro products are generally not intended for military applications. Energy Micro products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### A.2 Trademark Information

Energy Micro, EFM32, EFR, logo and combinations thereof, and others are the registered trademarks or trademarks of Energy Micro AS. ARM, CORTEX, THUMB are the registered trademarks of ARM Limited. Other terms and product names may be trademarks of others.



### **B** Contact Information

### **B.1 Energy Micro Corporate Headquarters**

Postal Address	Visitor Address	Technical Support
Energy Micro AS P.O. Box 4633 Nydalen N-0405 Oslo NORWAY	Energy Micro AS Sandakerveien 118 N-0484 Oslo NORWAY	support.energymicro.com Phone: +47 40 10 03 01

#### www.energymicro.com

Phone: +47 23 00 98 00 Fax: +47 23 00 98 01

#### **B.2 Global Contacts**

Visit www.energymicro.com for information on global distributors and representatives or contact sales@energymicro.com for additional information.

Americas	Europe, Middle East and Africa	Asia and Pacific
www.energymicro.com/americas	www.energymicro.com/emea	www.energymicro.com/asia



### **Table of Contents**

	Ordering Information	
2.	System Summary	3
	2.1. System Introduction	3
	2.2. Configuration Summary	7
	2.3. Memory Map	g
3	Electrical Characteristics	10
٥.	3.1. Test Conditions	
	3.2. Absolute Maximum Ratings	
	3.3. General Operating Conditions	. 10
	3.4. Current Consumption	. 10
	3.4. Current Consumption	. 12
	3.5. Transition between Energy Modes	. 13
	3.6. Power Management	
	3.7. Flash	. 14
	3.8. General Purpose Input Output	
	3.9. Oscillators	. 22
	3.10. Analog Digital Converter (ADC)	. 26
	3.11. Digital Analog Converter (DAC)	. 36
	3.12. Operational Amplifier (OPAMP)	. 37
	3.13. Analog Comparator (ACMP)	. 41
	3.14. Voltage Comparator (VCMP)	. 43
	3.15. LCD	
	3.16. Digital Peripherals	
4	Pinout and Package	
	4.1. Pinout	
	4.2. Alternate functionality pinout	50
	4.3. GPIO pinout overview	. 50
	4.4. Opamp pinout overview	
_	4.5. BGA112 Package	. 59
5.	PCB Layout and Soldering	. 61
	5.1. Recommended PCB Layout	. 61
_	5.2. Soldering Information	. 63
6.	Chip Marking, Revision and Errata	64
	6.1. Chip Marking	
	6.2. Revision	
	6.3. Errata	
7.	Revision History	. 65
	7.1. Revision 1.00	. 65
	7.2. Revision 0.98	. 65
	7.3. Revision 0.96	. 65
	7.4. Revision 0.95	
	7.5. Revision 0.91	65
	7.6. Revision 0.90	
Δ	Disclaimer and Trademarks	
Λ.	A.1. Disclaimer	
	A.2. Trademark Information	67
ь	Contact Information	
В.	Collact Information	80
	B.1. Energy Micro Corporate Headquarters	
	B 2 (FIONAL LONGACTS	'nΧ



# **List of Figures**

2.1. Block Diagram	. 3
2.2. EFM32GĞ990 Memory Map with largest RAM and Flash sizes	9
3.1. Typical Low-Level Output Current, 2V Supply Voltage	16
3.2. Typical High-Level Output Current, 2V Supply Voltage	17
3.3. Typical Low-Level Output Current, 3V Supply Voltage	18
3.4. Typical High-Level Output Current, 3V Supply Voltage	
3.5. Typical Low-Level Output Current, 3.8V Supply Voltage	20
3.6. Typical High-Level Output Current, 3.8V Supply Voltage	. 21
3.7. Minimum Load Capacitance (C <sub>LFXOL</sub> ) Requirement For Safe Crystal Startup	22
3.8. Calibrated LFRCO Frequency vs Temperature and Supply Voltage	. 24
3.9. Calibrated HFRCO 11 MHz Band Frequency vs Temperature and Supply Voltage	25
3.10. Calibrated HFRCO 14 MHz Band Frequency vs Temperature and Supply Voltage	
3.11. Calibrated HFRCO 21 MHz Band Frequency vs Temperature and Supply Voltage	25
3.12. Calibrated HFRCO 28 MHz Band Frequency vs Temperature and Supply Voltage	
3.13. Integral Non-Linearity (INL)	
3.14. Differential Non-Linearity (DNL)	31
3.15. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°	32
3.16. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°	33
3.17. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°	34
3.18. ADC Absolute Offset, Common Mode = Vdd /2	35
3.19. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V	
3.20. ADC Temperature sensor readout	
3.21. OPAMP Common Mode Rejection Ratio	
3.22. OPAMP Positive Power Supply Rejection Ratio	
3.23. OPAMP Negative Power Supply Rejection Ratio	
3.24. OPAMP Voltage Noise Spectral Density (Unity Gain) V <sub>out</sub> =1V	
3.25. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)	
3.26. Typical ACMP Characteristics	42
4.1. EFM32GG990 Pinout (top view, not to scale)	
4.2. Opamp Pinout	
4.3. BGA112	
5.1. BGA112 PCB Land Pattern	
5.2. BGA112 PCB Solder Mask	_
5.3. BGA112 PCB Stencil Design	
D. I. EXAMBLE UND MARKING	64



### **List of Tables**

1.1. Ordering Information	. 2
2.1. Configuration Summary	. 7
3.1. Absolute Maximum Ratings	10
3.2. General Operating Conditions	10
3.3. Environmental	
3.4. Current Consumption	12
3.5. Energy Modes Transitions	13
3.6. Power Management	13
3.7. Flash	14
3.8. GPIO	15
3.9. LFXO	
3.10. Minimum Load Capacitance (C <sub>LFXOL</sub> ) Requirement For Safe Crystal Startup	23
3.11. HFXO	23
3.12. LFRCO	
3.13. HFRCO	24
3.14. ULFRCO	26
3.15. ADC	26
3.16. DAC	
3.17. OPAMP	
3.18. ACMP	41
3.19. VCMP	
3.20. LCD	
3.21. Digital Peripherals	
4.1. Device Pinout	
4.2. Alternate functionality overview	
4.3. GPIO Pinout	
5.1. BGA112 PCB Land Pattern Dimensions (Dimensions in mm)	
5.2. BGA112 PCB Solder Mask Dimensions (Dimensions in mm)	
5.3. BGA112 PCB Stencil Design Dimensions (Dimensions in mm)	63



# **List of Equations**

3.1. Total ACMP Active Current	41
3.2. VCMP Trigger Level as a Function of Level Setting	43
3.3. Total LCD Current Based on Operational Mode and Internal Boost	













