
Datasheet Typical Characteristic Simulation in Qspice


KS Kelvin Kelvin Leung
1-31-2024

Purpose

- Purpose
 - This presentation provides Qspice simulation test circuit templates for simulating device characteristics as stated in the datasheet

Technique in Waveform Viewer for Datasheet Plot


X-Axis Parametric



For X-Axis Label

- Right Click x-axis for Abscissa Setup Window
- In Quantity Plotted, assign to x-axis parameter
- Add bracket () if to display default x-axis parameter


Linear Y-Axis Scale



For Y-Axis Scale

- Right Click y-axis for Axis Setup
- Deselect "Log" and "dB" in .ac can change y-axis to linear scale
- User may adjust top, tick and bottom value

Remove Phase Plot



Remove Phase Plot

- Right Click y-axis (Right side) to open Axis Setup
- Select "No Phase Plot" to disable phase plot

NMOS
N-Channel MOSFET


Folder : NMOS

#1 Test Circuit for Drain Current (I_d) vs Drain-to-Source Voltage (V_{ds})

Qspice : NMOS - I_{drain} vs V_{ds} - V_{gs} sweep.qsch

- Test Circuit for Drain Current (I_d) vs Drain-to-Source Voltage (V_{ds})
 - Use .dc directive to sweep V_{ds} and V_g for Drain Current vs Drain-to-Source Voltage characteristic

Test Circuit for Drain Current (I_d) vs Drain-to-Source Voltage (V_{ds})





```
.dc Vds 0 10 0.01 Vgs list 3 4 5
```

```
.func Id() -I(Vds)
```

```
.plot Id()
```

```
.model Si7336ADP VDMOS(Rg=3.5 Rd=1.2m Rs=800u mtriode=1.9  
+lambda=0.01 Vto=2.9 Ksubthres=100m Kp=280 Cgdmax=1.6n  
+Cgdmn=200p A=1.5 Cgs=5.2n Cjo=3n M=.5 Is=5p Rb=3m  
+mfg=Siliconix Vds=30 Ron=2.4m Qg=36n)
```




#2 Test Circuit for Drain Current (I_d) vs Gate-to-Source Voltage (V_{gs})

Qspice : NMOS - I_{drain} vs V_{gs} - Temp sweep.qsch



- Test Circuit for Drain Current (I_d) vs Gate-to-Source Voltage (V_{gs})
 - Use .dc directive to sweep V_{gs} and .step param TEMP to sweep temperature
 - ** The device model does not match the datasheet well in this condition

Test Circuit for Drain Current (I_d) vs Gate-to-Source Voltage (V_{gs})



```
.dc Vgs 0 4 0.01
.step param TEMP list -55 25 125
.func Id() -I(Vds)
.plot Id()

.model Si7336ADP VDMOS(Rg=3.5 Rd=1.2m Rs=800u mtriode=1.9
+lambda=0.01 Vto=2.9 Ksubthres=100m Kp=280 Cgdmax=1.6n
+Cgdmmin=200p A=1.5 Cgs=5.2n Cjo=3n M=.5 Is=5p Rb=3m
+mfg=Siliconix Vds=30 Ron=2.4m Qg=36n)
```




#3 Test Circuit for On-Resistance $R_{ds(on)}$ vs Drain Current I_D

Qspice : NMOS - $R_{ds(on)}$ vs I_{drain} .qsch

- Test Circuit for On-Resistance $R_{ds(on)}$ vs Drain Current I_D
 - A current source I_D is used to force drain current to sweep and resistance is calculated by

$$R_{ds,on} = \frac{V_{drain}}{I_{drain}}$$

Test Circuit for On-Resistance $R_{ds(on)}$ vs Drain Current I_D





```
.dc Id 1m 50 1 Vg list 4.5 10
```

```
.func Rdsn() V(drain)/I(Id)
```

```
.plot Rdsn()
```

```
.model Si7336ADP VDMOS(Rg=3.5 Rd=1.2m Rs=800u mtriode=1.9  
+lambda=0.01 Vto=2.9 Ksubthres=100m Kp=280 Cgdmax=1.6n  
+Cgdm1n=200p A=1.5 Cgs=5.2n Cjo=3n M=.5 Is=5p Rb=3m  
+mfg=Siliconix Vds=30 Ron=2.4m Qg=36n)
```

(.dc) DC Sweep :
 I_D from 1mA to 50A
 V_g at 4.5V and 10V



#4 Test Circuit for Ciss, Crss and Coss

Qspice : NMOS - Ciss Coss Crss.qsch

• Test Circuit for Ciss, Crss and Coss

- Use .ac analysis for capacitance measurement


- Use .func to get imaginary of impedance with $Z = R + jX = \frac{V}{I}$, where $X = \text{im}(Z)$

- With equation $jX_C = \frac{1}{j2\pi fC} = j \frac{1}{-2\pi fC} \rightarrow$ Capacitance can be calculated by $C = -\frac{1}{2\pi fX_C}$

Test Circuit for Ciss, Crss and Coss


```
.param f=1Meg
.ac list f
.step param Vds 0 30 0.2
.plot Crss() Coss() Ciss()
```

Measure Ciss vs Vds





```
// formula to calculate Ciss
.func imZciss() imag(V(gate1)/-I(Vg1))
.func Ciss() -1/2/pi/f/imZciss()
```

Measure Coss, Crss vs Vds



```
// formula to calculate Coss and Crss
.func imZcoss() imag(V(drain2)/-I(Vd2))
.func Coss() -1/2/pi/f/imZcoss()
.func imZcrss() imag(V(drain2)/-I(Vg2))
.func Crss() -1/2/pi/f/imZcrss()
```




#5 Test Circuit for Gate-to-Source Voltage (V_{gs}) and Gate Charge (Q_g)

Qspice : NMOS - V_{gs} vs Q_g Gate Charge.qsch

- Test Circuit for Gate-to-Source Voltage (V_{gs}) and Gate Charge (Q_g)
 - .tran analysis is required as charge can be calculated by $Q = I \times t$
 - Simulation method is to use a constant current source with 1s transient analysis, by the end, total charge equal current source value as $Q_{total} = I_{value} \times 1s = I_{value}$
 - A resistor R1 is used to limit maximum drain current as datasheet specified V_{ds} and I_d , where R_{limit} can be defined as $R_{limit} = \frac{V_{ds}}{I_d}$



Measure Gate-to-source Voltage vs Gate Charge (Q_g)



```
.tran 1 .ic V(gate)=0
.func Qg() I(Igate)*time
.plot V(gate)
```

**** Change x-axis from time to $Q_g()$ in waveform viewer**

```
.model SI7336ADP VDMOS(Rg=3.5 Rd=1.2m Rs=800u mtriode=1.9
+lambda=0.01 Vto=2.9 Ksubthres=100m Kp=280 Cgdmax=1.6n
+Cgdmin=200p A=1.5 Cgs=5.2n Cjo=3n M=.5 Is=5p Rb=3m
+mfq=Siliconix Vds=30 Ron=2.4m Qg=36n)
```




#6 Test Circuit for On-Resistance $R_{ds(on)}$ vs Temperature

Qspice : NMOS - $R_{ds(on)}$ vs Temp.qsch

- Test Circuit for On-Resistance $R_{ds(on)}$ vs Temperature
 - This circuit is to directly plot $R_{ds(on)}$ vs Temperature
 - For normalized plot
 - After simulation, in waveform viewer, measure $R_{ds(on)}$ @ 25°C, change formula to $R_{ds(on)}/R_{ds(on)@25}$
 - Or, add another NMOS and add TEMP=25 attribute to have a device with $R_{ds(on)@25^\circ\text{C}}$ in simulation
 - ** The device model does not match the datasheet well in this condition



Test Circuit for On-Resistance $R_{ds(on)}$ vs Temperature



```
.dc TEMP -50 150 1
```

```
.func Rdson() V(drain)/I(Id)  
.plot Rdson()
```

```
.model Si7336ADP VDMOS(Rg=3.5 Rd=1.2m Rs=800u mtriode=1.9  
+lambda=0.01 Vto=2.9 Ksubthres=100m Kp=280 Cgdmax=1.6n  
+Cgdmmin=200p A=1.5 Cgs=5.2n Cjo=3n M=-.5 Is=5p Rb=3m  
+mfg=Siliconix Vds=30 Ron=2.4m Qg=36n)
```




#7 Test Circuit for Source Current vs Source-to-Drain Voltage

Qspice : NMOS - Isource vs Vsd.qsch

- Test Circuit for Source Current (I_s) vs Source-to-Drain Voltage (V_{sd})
 - This test is to measure body diode forward characteristic, where gate-source is shorted to turn MOSFET off
 - .step param TEMP list 25 150 is to specify temperature step at 25°C and 150°C

Source Current (I_s) vs Source-to-Drain Voltage (V_{SD})
** to measure body diode forward characteristic



```
.dc Isource 0.1 50 0.1
```

```
.plot I(Isource)
```

```
.step param TEMP list 25 150
```

In waveform viewer, y-axis set to log, x-axis as $V(SD)$

```
.model Si7336ADP VDMOS(Rg=3.5 Rd=1.2m Rs=800u mtriode=1.9  
+lambda=0.01 Vto=2.9 Ksubthres=100m Kp=280 Cgdmax=1.6n  
+Cgdmmin=200p A=1.5 Cgs=5.2n Cjo=3n M=.5 Is=5p Rb=3m  
+mfg=Siliconix Vds=30 Ron=2.4m Qg=36n)
```

