ECE 464/564 Projects : Fall 2018

Students work on these projects individually. Reminder: Collaboration is encouraged but the sharing of Verilog code is strictly forbidden. Also, group creation of one set of common code is forbidden. We will be running code comparison tools to look for even partial sharing of code.

General information for all projects

A top level module will be provided that instantiates:

- 1. Message memory.
- 2. K constant memory
- 3. Initial H memory
- 4. Output memory
- 5. Your DUT

A testbench will be provided that instantiates the top level module and:

- 6. Provides a one-cycle wide go signal to start your design.
- 7. Waits for your design to send the finish flag high.
- 8. Counts the number of clock cycles it took to finish.
- 9. It will check your output for correctness

Note, after completing one full calculation, your design should be ready for the go flag to go high again and start another calculation.

Your design is implemented in a separate file MyDesign.v. Please make sure to synthesize only MyDesign.v and NOT the test fixture, nor the SRAM.

ECE464 and ECE 564-601 (EOL) Project

Your project is to design and implement hardware that is a subset of the ECE564 project. The objective is to implement up to the creation of the M_1 array and write each element, M_1[0] thru M_1[15] to the output memory.

ECE 564-001 Project

The objective is to implement the full SHA-256 operation and write the final hash array, H[0] through H[7] to the output memory.

Project Description


This is a simplified version of the SHA-256 hash function. The project limits the length of the message to 55 characters thus ensuring there is only one 512-bit message block

The message will be contained as ascii in an SRAM that is outside of your verilog module. The length of the message is specified using a 6-bit number representing the number of ascii

characters in the message. For example, if the message is 'hello' the length will be 6'd5. The message SRAM will contain 0x68, 0x65, 0x6C, 0x6C, 0x6F.


The SHA-256 process are shown below:

The message is read and a 512-bit block/vector, M is constructed using the message and the bit length of the message. The vector M is then separated into an array of sixteen 32-bit words, M_1(0) .. M_1(15). At this point, the ECE464 and ECE564-601 students will write the 16 words from M 1 into the output SRAM.




An example of the construction of the M vector and M 1 array is shown in the appendix.

The array M_1 is copied into the first 16 elements of a 64 32-bit word array, W. The elements 16 through 63 of W are processed using a combination of XOR and shift/rotate. Each element W[i] is a function of lower order elements e.g. W[i] = fn(W[i-2],W[i-7],W[i-15],W[i-16]) shown below.




 $\label{eq:w0..15} $$ W[0..15] = M0..M15$ $$ W[16...63] = using combination of XOR and shift/rorate e.g. $$ W[i] = fn(W[i-1]..W[0])$ $$$




At this point we have constructed the 64 element W array.

We then construct another 64 element array, K by reading 64 values from the K SRAM.



Once we have W and K, we load an eight 32-bit element array H from the contents of the H SRAM. We then initialize eight 32-bit registers, a,b,c,d,e,f,g,h from the contents of the H vector. We then iterate 64 times, j=0..63 on the a-h registers using element j from W and K and calculating a-h as shown below.



The various operations shown in the diagrams, such as, Maj, Ch, $\,\sigma\,$, $\,\Sigma\,$, S, R are shown below.

$$Ch(x,y,z) = (x \wedge y) \oplus (\neg x \wedge z)$$

$$Maj(x,y,z) = (x \wedge y) \oplus (x \wedge z) \oplus (y \wedge z)$$

$$\Sigma_0(x) = S^2(x) \oplus S^{13}(x) \oplus S^{22}(x)$$

$$\Sigma_1(x) = S^6(x) \oplus S^{11}(x) \oplus S^{25}(x)$$

$$\sigma_0(x) = S^7(x) \oplus S^{18}(x) \oplus R^3(x)$$

$$\sigma_1(x) = S^{17}(x) \oplus S^{19}(x) \oplus R^{10}(x)$$

 $\begin{array}{lll} \oplus & \text{bitwise XOR} \\ \wedge & \text{bitwise AND} \\ \vee & \text{bitwise OR} \\ \neg & \text{bitwise complement} \\ + & \text{mod } 2^{32} \text{ addition} \\ R^n & \text{right shift by n bits} \\ S^n & \text{right rotation by n bits} \end{array}$

Once we have completed all 64 steps on a-h, the H vector is updated as shown below.



The updated H vector represents the hash of the message.




Hash of message, M

The eight 32-bit values from H are then written to an output SRAM.

You will be provided with python code that demonstrates all the steps to help you debug your code.

Summary

Below is a block diagram.



The length of the message will be input on the "message length" signal, xxx__dut__msg_length. The "go" input will pulse high to start the design. The message is stored as a verilog dat file and will be preloaded into the message memory. The H memory and K memory will also be loaded by the testbench. Your design will need to read the contents of the message memory based on the message length. e.g. if the message is "hello", the message length will be 6'd5 and you will read

address location 0 through 4 of the message memory. You will read the contents of the H memory and K memory starting at address 0.

The order in which you perform memory accesses or SHA-256 operations is entirely up to you. Once you have written the result to the output memory, your design will assert finish and keep it asserted until another "go" pulse arrives. Your design will deassert finish and only reassert once you have written to the output memory.

When your design is reset, it will deassert finish and all other memory control signals.

Comments

Additional specifications:


- You can use Synopsys DesignWare or design your own arithmetic units.
 A test fixture and SRAMs will be provided.

Interfaces

Signals

Direction	Туре	Width (Bus)	Name	Comment					
Control									
output	reg		dutxxxfinish	High when DUT is ready for a 'go'. Deassert after 'go'					
input	wire		xxxdutgo	Pulsed					
input	wire	[5:0]	xxxdutmsg_length	Length of message in bytes					
K constant Memory									
output	reg	[5:0]	dut <u>kmem</u> address						
output	reg		dut <u>kmem</u> enable	High for Read					
output	reg		dut_kmem_write	Not used, Low for Read					
output	reg	[31:0]	dut <u>kmem</u> data	Not used. Write Data					
input	wire	[31:0]	kmem <u>dut</u> data	Read Data					
H initial Data memory									
output	reg	[8:0]	dut_hmem_address						
output	reg		dut_hmem_enable	High for Read and Write					
output	reg		dut_hmem_write	High for write					
output	reg	[31:0]	dut <u>hmem</u> data	Write Data					
input	wire	[31:0]	hmem <u>dut</u> data	Read Data					
Message memory									
output	reg	[8:0]	dut <u>msg</u> address						
output	reg		dut <u>msg</u> enable	High for Read and Write					
output	reg		dutmsgwrite	Not used, High for write					
output	reg	[7:0]	dut <u>msg</u> data	Not used, Write Data					
input	wire	[7:0]	msg_dut_data	Read Data					
			Output	Data Memory					
output	reg	[3:0]	dutdomaddress						
output	reg	[31:0]	dut <u>dom</u> data	Write Data					
output	reg		dut <u>dom</u> enable	High for Write					
output	reg		dutdomwrite	High for write					
		1	Ge	eneral					
input	wire		clk						
input	wire		reset	Active high					

Example RAM Signaling



Compile and Simulation

Preparing testbench

Some example input memory files are provided in the support files on moodle. We have provided three memory files, message_eq_hello.dat, message_eq_message.dat and message_eq_abc.dat which contain ascii characters for "hello", "message" and "abc" respectively.

If you want to run a simulation with one of the .dat file above, you must copy the file to message.dat e.g. cp -p message_eq_abc.dat message.dat.

Once you have copied the file to message.dat you must edit the file ece564_project_tb_top.v and change the macro on line 15 to correspond with the length of the message in message.dat. For "abc", change the macro to 'define MSG_LENGTH 3.

If you are a ECE464 or ECE564-601 (EOL) student, also change line 12 to `define ECE464. The ECE564-001 students should comment out this line e.g. //`define ECE464.

We have provided a python script that can be used to generate the expected result of the simulation. This script can be used to generate message.dat files based on a string provided or a random message of length specified by you. The details on how to run this script are in the REAME file in the pythonScript directory. If you have issues make sure you read the README file.

We encourage you to run example messages from 1 to 55 characters in length. Remember, when you create a new message.dat file the macro MSG_LENGTH in ece564_project_tb_top.v must match the length of the message in message.dat.

To compile and run the simulation you need to run the following:

```
vlib mti_lib
vlog -sv sram.v
vlog -sv MyDesign.v
vlog -sv ece564_project_tb_top.v
vsim -c -do "run -all; quit" tb_top
or
vsim -novopt tb top
```

Testbench output

The testbench instantiates the three input memories and the output memory, four memories in total. The instance names are msg_mem, kmem_mem, hmem_mem and dom_mem corresponding to the message, K values, H values and the output result respectively. The memory contents are loaded automatically by the testbench. You job is to generate the expected output, write it to the output memory and assert finish.

The testbench observes activity on the interface to the output memory and displays the writes to the monitor. On the monitor, for ECE564 you will see something similar to:

The ECE464 test will display something similar to:

The testbench asserts go twice and for each finish the testbench also generates a .txt file. The two files are called result_0.txt and result_1.txt. These files will contain the values written to the output memory and will match the values displayed to the monitor during the simulation. The testbench will also output number of clock cycles

Remember, you must have completed writing the result to memory before you assert finish.

Synthesis

A set of synthesis .tcl files and a .synopsys_dc.setup have been provided in the synth folder in the support files folder in moodle. You must use these for your simulation work. The setup file is designed to run in a synth subdirectory below where you run Verilog simulations. If you want to run synthesis in the same directory as your Verilog, change the RTL_DIR variable in setup.tcl to ./..

Performance Criteria

Those designs that fully meet the functional requirements are for the additional performance points. The performance metric is:

Performance number = area . # of cycles . clock speed

Where area and clock speed are from your synthesis results and # of clock cycles is from when xxx__dut__go is asserted to when dut__xxx__finish is asserted. The simulation will print the # of clocks but please make sure this is accurate by checking your waves.

Example M vector and M_1 array

```
Assume the message is "Hello"
The message.dat file will contain:
@0 48
@1 65
@2 6c
@3 6c
@4 6f
The 5-character signal 'Hello' converted to binary forms is:
After appending a '1', padding with zeroes and adding the length in bits (64'd40) the 512-bit M
vector will be:
0000000000000000000000101000
The M 1 array will be as follows:
M 1[1] = 32'h48656c6c
M_{1[2]} = 32'h6f800000
M_1[3] = 32'h00000000
M 1[4] = 32'h00000000
M_{1[5]} = 32'h00000000
M_1[6] = 32'h00000000
M_1[7] = 32'h00000000
M_1[8] = 32'h00000000
M_{1[9]} = 32'h00000000
M_1[10] = 32'h00000000
M_{1[11]} = 32'h000000000
M_{1[12]} = 32'h00000000
M_1[13] = 32'h00000000
M_{1[14]} = 32'h000000000
M_1[15] = 32'h00000000
M_{1[16]} = 32'h00000028
```