Name: Vishal Ganesh Shitole

Unity ID: vgshitol Student ID: 200258381

Summary Risk Plan:

Understanding the flow of design. Design before coding.

Debugging Complexity

Repeating logic for 64 word vectors

Serial read to parallel processing synchronization

Schedule:

- 3 Days to form Message vector
- 1 week to form W vector
- 1 week to form final hash
- 1 week debugging and final report submission


Brief Description of Mode of operation, including selected algorithms


Read data serially from SRAM and store it in register.


Form the 64 block vector

Use this data to calculate the hash using the algorithm.

Update the new hash.







Abstract

This Hardware Module Encrypts the message in SHA256 which is the standard encryption technique. The input message can be 1-55 bytes message string whereas the output message string is 256 bits encrypted unique hash for that particular bit. The module implements a standard logic in 4 main parts. Getting the message, K constants and initial Hash Vector, forming the Word Vector, Updating the Hashes and the Storing the encrypted hash in the SRAM. Each of the above four sections are executed by dedicated submodules integrated together to form the encrypted hash. We see,

1. Introduction

The SHA (Secure Hash Algorithm) is one of a number of **cryptographic hash functions**. A cryptographic hash is like a signature for a text or a data file. SHA-256 algorithm generates an almost-unique, fixed size 256-bit (32-byte) hash. Hash is a one way function – it cannot be decrypted back. This makes it suitable for password validation, challenge hash authentication, anti-tamper, digital signatures. To design this hardware module we split it into four main parts i.e. Getting the message, K constants

and initial Hash Vector, forming the Word Vector, Updating the Hashes and the Storing the encrypted hash in the SRAM.

We see that the module needs cell area around 32,000 and runs without violation on a clock of 24 ns. Total time required for the generation of the encrypted hash key is 120 cycles.

The report further illustrates the algorithm used and the design approach, implementation and verification methodologies.

2. Micro-Architecture


o Hardware Algorithmic Approach:

The algorithm is designed in the form of modules.

- i. "msgEn": This module sets the enable signal high for processing the following sections. It takes a signal input stable and sets the output high until the next reset occurs.
- ii. "counter": This module is a standard up counter and counts the address/index of the Message Vectors. The module has a parameter Number of Blocks which is used to set the maximum counter limit. The module takes input maximum message length, start flag which comes from the "msgEn" module and outputs the address/index and the completeFlag indicating that the counter is complete. After complete the counter latches the last value till the enable is high.
- iii. "msg_vector": This module constructs the 512 bit Message Vector. The module takes input enable flag which comes from the output of "msgEn" module, address read complete flag and address/index which comes from the output of the "counter" and msg_data which is the 8 bit data to form the msg_vector. The module outputs the msg_write flag indicating that it is a read instruction or a write, the 512 bit message_vector and the completeFlag indicating that the msg_vector is complete. After complete the msg_vector module latches the msg_vector till the enable is high.
- iv. "counter_h": This module is a standard up counter and counts the address/index of the Hash Vector. The module has a parameter Number of Blocks which is used to set the counter limit. The module takes input start flag which comes from the "msgEn" module and outputs the address/index and the completeFlag indicating that the counter is complete. After complete the counter latches the last value till the enable is high.
- v. "hash": This module constructs the initial 256 bit Hash Vector. The module takes input enable flag which comes from the output of "msgEn" module, address read complete flag and address/index which comes from the output of the "counter_h" and hash_data which is the 8 bit data to form the hash. The module outputs the hash_write flag indicating that it is a read instruction or a write, the 256 bit hash_vector and the completeFlag indicating that the hash_vector is complete. After "complete" the hash module latches the hash vector till the enable is high.

- vi. "counter_wk": This module is a standard up counter and counts the address/index of the Word and K Values. The module has a parameter Number of Blocks whose default is 64 which is used to set the counter limit. The module takes input start flag which comes from the "msgEn" module and outputs the address/index and the completeFlag indicating that the counter is complete. After complete the counter latches the last value till the enable is high.
- vii. "wEn": This module sets the enable signal high for processing the following sections. It takes 2 signal inputs, one to indicate message vector formation and other to indicate the hash vector formation and sets the output high if both the input signals are high.
- viii. "k_vector": This module constructs the 32 bit K Value. The module takes input enable flag which comes from the output of "wEn" module, address read complete flag and address/index value which comes from the output of the "counter_wk" and k_data which is the 32 bit data. The module outputs the k_write flag indicating that it is a read instruction or a write, the 32 bit current K Value and the completeFlag indicating that the last K value is read. After "complete" the k vector module latches the last k value till the enable is high.
- ix. "w64": This module constructs the 32 bit Word and the Word vector which is stored internally. The module takes input enable flag which comes from the output of "wEn" module, address read complete flag and address/index value which comes from the output of the "counter_wk" and message_vector which is the 512 bit message formed by the msg_vector module. The module outputs the 32 bit current W Value and the complete Flag indicating that the last W value is read. After "complete" the w64 module latches the last w value till the enable is high.
- x. "hash_update": This module updates the 256 bit hash until the 64th word. The module takes input enable flag which comes from the output of "wEn" module, address read complete flag and address/index value which comes from the output of the "counter_wk" and cur_w_value and cur_k_value (both 32 bits) formed by the k_vector and w64 module. The module outputs the 256 bit current hash update Value and the complete Flag indicating that the last hash update is complete. After "complete" the hash_update module latches the 256 bit hash value till the enable is high.
- xi. "store_hash": This module stores the resultant 256 bit updated or encrypted Hash Vector. The module takes input enable flag which comes from the output of "msgEn" module, address read complete flag and address/index which comes from the output of the "counter_h" and the 256 bit hash_vector. The module outputs the hash_data which is the 8 bit data hash, hash_write flag indicating that it is a write, and the complete Flag indicating that the hash storage is complete.

Interface Specification
Interface Diagram/ Module Diagram



o Module IO ports Table

Sr No.	Inputs and Outputs	Width	Function		
	: msgEn	Width	1 unction		
1.	Start (input)	1	Used as starting point for the functions		
2.	Enable (output)	1	Used to enable modules		
2.	Enable (output)	1	esect to enable modules		
Module: counter					
1.	Start (input)	1	Used as starting point for the function		
2.	Msg_length (input)	6	Used to compare the counter length		
3.	Read address (output)	6	Used to specify the address index of the		
	_		vector		
4.	Read complete (output)	1	Used to detect if the address index has		
			reached its limit and complete		
Module	: msg_vector				
1.	enable (input)	1	Used as starting point for the function		
2.	Address_read_complete	1	Used as end point for the function		
	(input)				
3.	Msg_address (input)	6	Used to specify the address index of the		
			vector		
4.	Msg_data (input)	8	Gets the Message data bytes		
5.	Msg_write (output)	1	Set 0 for Reading the message data		
6.	Message_vector (output)	512	Get the 512 Bit message vector.		
7.	Msg_vector_complete	1	Detects the Completion of Message vector		
	(output)		formation		
Module: counter_h					
1.	Start (input)	1	Used as starting point for the function		
2.	Read_address (output)	6	Used to specify the address index of the		
	D 1 1 (()	1	vector		
3.	Read_complete (output)	1	Used to detect if the address index has		
Madula			reached its limit and complete		
Module		1	II. 1		
1.	Start1 (input)	1	Used as starting point for the functions		
2.	Start2 (input)	1	Used as starting point for the functions		
3. Module	Enable (output)	1	Used to enable modules		
1.	enable (input)	1	Used as starting point for the function		
2.	Address_read_complete	1	Used as starting point for the function Used as end point for the function		
۷.	(input)	1	Osca as the point for the function		
3.	hash address (input)	3	Used to specify the address index of the		
3.	nasn_address (mpat)	3	vector		
4.	hash data (input)	8	Gets the Hash data bytes		
5.	hash write (output)	1	Set 0 for Reading the message data		
6.	hash vector (output)	256	Get the 256 Bit hash vector.		
7.	hash vector complete	1	Detects the Completion of Hash vector		
, .	(output)	-	formation		
Module: k vector					

1.	enable (input)	1	Used as starting point for the function		
2.	Address read complete	1	Used as end point for the function		
	(input)		1		
3.	k address (input)	6	Used to specify the address index of the		
			vector		
4.	k_data (input)	32	Gets the K word of 32 bits		
5.	k_write (output)	1	Set 0 for Reading the message data		
6.	Cur_k_value (output)	32	Get the 32 Bit current K value.		
7.	hash_vector_complete (output)	1	Detects K vector has been read fully		
Module: w64					
1.	enable (input)	1	Used as starting point for the function		
2.	W_index_complete (input)	1	Used as end point for the function		
3.	Message vector (input)	512	Message Vector that is used to form the		
	integrated (mp as)		Word Vector		
4.	w vector index (input)	6	Used to specify the address index of the		
			vector		
5.	Cur_w_value (output)	32	Get the 32 Bit current Word.		
6.	w_vector_complete	1	Detects W vector formation has been		
	(output)		completed		
Module	Module: hash_update				
1.	enable (input)	1	Used as starting point for the function		
2.	WK_index_complete (input)	1	Used as end point of the indexing		
3.	Prev_hash (input)	256	Initial Hash that is used to update and encrypt SHA256		
4.	wk_vector_index (input)	6	Used to specify the address index of the vector		
5.	Cur w value (output)	32	Get the 32 Bit current Word.		
6.	Cur k value (output)	32	Get the 32 Bit current K Value.		
7.	hash complete (output)	1	Detects hash update has been completed		
Module: store hash					
1.	enable (input)	1	Used as starting point for the function		
2.	Address_read_complete (input)	1	Used as end point for the function		
3.	h_address (input)	3	Used to specify the address index of the vector		
4.	hash vector (input)	256	Hash vector needed to be stored in sram		
5.	h_write (output)	1	Set 1 for writing the hash data		
6.	h_data (output)	32	Extract the 32 Bit hash data part by part to		
	TT	2	store it in sram.		
7.	H_output_address	3	Needed to Extract the 32 Bit hash data		
	(output)	1	part by part to store it in sram.		
8.	hash_vector_complete (output)	1	Detects the Completion of Hash vector formation		


4. Technical Implementation – High Level Description and Hierarchy

As stated in the previous sections we follow the modular approach for designing our required functionality. We execute every stage with it's enable signal, a counter for its index referencing and the main processing block/module. The enable module only sets the enable flag which enables the counter and the process block. The counter up-counts till the maximum limit and stops at the last index latching the output. The process block executes step by step until the counter runs and completes when the counter is complete. Message and Hash Blocks run in parallel. When both of them are complete the W block, K block and the Hash Update Block run in parallel with the counter WK-Counter. Once the Hash Update is complete, we enable the store functionality which runs its counter and store the updated hash step by step.

5. Verification



From the above screenshot we can verify that our hash vector is formed and stored correctly.



From the above screenshot it is evident that the message signal does not respond to intermediate go signals. Once the hash formation of the previous go is complete, the module accepts a new request and new hash is created. We see a delay of some finite clock cycles is required between two consecutive go signals for the system to detect a new request instead of ignoring it.

6. Results Achieved

- i. We see that for the message "Hello", we complete the hash in **84** cycles.
- ii. We see that the clock for no violation after synthesis is **24ns**. This is mainly due to the increased logic in the W process Block and the Hash Update Process Block.
- iii. We see that the cell are comes out to be 36542.01 um².

7. Conclusion

We achieve our desired functionality of hash. We are able to get 256 bit updated hash at the expense of 36542.01 um²