Name: Vishal Ganesh Shitole

Unityid: vgshitol StudentID: 200258381

## Summary Risk Plan:

Understanding the flow of design. Design before coding.

**Debugging Complexity** 

Repeating logic for 64 word vectors

Serial read to parallel processing synchronization

## Schedule:

- 3 Days to form Message vector
- 1 week to form W vector
- 1 week to form final hash
- 1 week debugging and final report submission

Brief Description of Mode of operation, including selected algorithms

Read data serially from SRAM and store it in register.

Form the 64 block vector

Use this data to calculate the hash using the algorithm.

Update the new hash.







