

- ① Comb/Seq logic
- ② Digital Design
- ③ RTL Implementation
- ④ Simulation.

SPI-slave Interface

CLK - SPI clock

MISO - SPI Master Input Slave Output

MOSI - SPI Master Output Slave Input

SS - SPI Slave Select Active Low


EXTDATA [7:0] - Sample Data Input

Notes



- ① When Sample/Count Data is active, the Busy Bit should be set. And Cleared when Sample Data is complete.

Modes of Operation



① Write Address Register
 $AR \leftarrow SPI$


② Write Data In Register
 $DataIn \leftarrow SPI$

③ Read Data Out Register
 $SPI \leftarrow DataOut$

④ Sample Data (Count = N bytes)
 * $AR \leftarrow \phi$
 $Busy \leftarrow 1$
 $Counter \leftarrow Count$

→ $RAM[AR] \leftarrow EXTDATA$
 $Counter \leftarrow Counter - 1$
 $AR \leftarrow AR + 1$
 $Counter \neq \phi$
 $Busy \leftarrow \phi$

Description	Command	Data
Write Address Register $AR \leftarrow SPI$	$\phi\phi\phi 1$	$\langle Address \rangle$
Write Data In Register $DataIn \leftarrow SPI$	$\phi\phi 1 \phi$	$\langle Data \rangle$
Read Data Out Register $SPI \leftarrow DataOut$	$\phi\phi 1 1$	$\langle Data \rangle$
Sample / Count $Counter \leftarrow SPI$	$\phi 1 \phi\phi$	$\langle Count \rangle$
Read Status Register $SPI \leftarrow Status Register$	$\phi 1 \phi 1$	$\langle STATUS \rangle$



SCK →
MOSI →
 \overline{SS} →

Shift Register

MISO →

Suggestions

- ① Develop both SPI-Master and SPI-Slave modules along with a testbench.
- ② Generate SCK with the testbench.
- ③ Each systemverilog module can have an initial block.
So, you can add an initial block to the SPI-Master to generate test conditions.
- ④ Get the Shift Register and Simple State Machines designed / coded first. Then add the various commands.

Submission Items

AC - Hard Copy
SC - Soft Copy

	HC	SC
① System Verilog Code for SPI-slave module. -	✓	✓
② State Machine Diagram (SPI-Slave) -	✓	
③ Diagram of SPI-Slave with Control Signals	✓	
④ List of which SPI commands work and print out of waveforms showing each command	✓	
⑤		

Item	SPI - slave.
Design (0-1 code)	SPI Interface - Basic Functionality } State Machine & Control Signals } RAM { Read/Write } Registers { Read/Write } Commands - ①, ②, ③ ④
RTL Coding	State Machine Counter/RAM Data Path
Functionality	SPI Interface Commands ①, ②, ③, ④
Documentation	State Diagram & SPI-slave diagram with Control Signals