

(A) (A) (B) (C) S 7 5 5 SPI-slave Interface SCK - SPI clock - SPI Master Input Slave Output MISO - SPI Master Output Slave Imput MOSI - SPI Slave Select Active Low EXTDATA [7: \$] - Sample Data Input Status Register Notes\_ 1) When Sample/Court
Data is active, the Busy Bit should be set. And Cleared when Sample Data is complete.



AR + SPI
2 Write Dutatu Register DataIn 1—SPI
3 Read Data Out Register SPI - Data out
4) Sample Data (Count = ).  A) AR A O N bytes,  Busy - 1 Count
PAMEAR] + EXTDATA  Counter + Counter - 1  AR + AR + 1
L-Counter != P Busy - p

Command Data			
Description	Command	Data	
Write Address Register ARA-SPI	ØØØ1	_Address>	
Write Data In Register Data In + SPI	Ø Ø 1 Ø	< Data>	
Read Data Out Register SPI+ Data Out	ØØ 11	LData7	
Sample/Count Counters SPI	\$ 1 \$ \$	2 Count >	
Read Status Register SPI + Status Register	\$181	< STATUS >	

Byte \$



SCK MOSI 55

Shift Register

## Suggestions

- Develop both SPI-Master and SPI-Slave modules along with a testbench.
- 2) General SCK with the testbeach.
- 3) Each system verilog module can have an initial block.

So, you can add an initial black to the SPI-Master to generate test conditions.

4) Get the shift Register and Simple State Machines designed I coded first.
Then add the avaious commands.

AC - Hard Copy SC - Soft Copy Submission Items 1) System Verilog Code for SPI\_slave module.— V 2) State Machine Dragrom (SPI\_Slave) — V Diagram of SPI\_Slave with Control Signals A hist of which SPI commands work and print out of waveforms showing each command

SPI\_Slave. Item SPI Interface - Basic Functionality? Desig n State Machine & Control Signals D-1 1.61 RAM { Read / Write } Registers { Read/Wate} Commands - 0, 3, 3 State Machine RTL Coding Counter/RAM SPI Interface Commands 6,0,0,0 Functionality State Diagram & SPI\_Slave digiam with Control Signals Documentation