

ECE 4760 Lab 1: Synthesizing and Synchronizing Snowy Tree Crickets

Introduction

The purpose of this lab was to synthesize two artificial Snowy Tree crickets on the Raspberry Pi Pico, a Software Development Kit (SDK) for the RP2040. In order to do this, two sine waves of a certain frequency were synthesized using direct digital synthesis. To separate threads, each sine wave was attributed to each of the two cores of the RP2040 in the Raspberry Pi Pico. From the Raspberry Pi Pico, the signal was transmitted to a DAC and audibly verified via a microphone. Then to replicate a cricket chirp, the amplitude of the waves were modulated through a core specific state machine to produce a series of syllables—a chirp—and pauses between syllables as well as between chirps. Crickets have the ability to synchronize their chirps with each other. In order to implement this capability, the microphone audio was sampled through an ADC and calculated through a Fast Fourier Transform (FFT). Utilizing this functionality as well as additional code, the RP2040 cores were able to detect each others' chirps as well as chirps that the cores did not produce. Finally, to synchronize chirps of cores or outside parties that were not in sync, a synchronization algorithm was also implemented within the code for calculating the FFT. Therefore, produced chirps other than its own could be recognized by the RP2040 core and would synchronize with each other over time.

Design and Testing Methods

Concept and Implementation Overview

With the ultimate goal of creating a cricket which can chirp and synchronize with other crickets just like an actual snowy tree cricket, it makes sense to first produce a realistic cricket chirp. The first half of this lab focused on producing a cricket chirp from each core on the Raspberry Pi Pico, simultaneously. When that was achieved, the lab moved its focus onto chirp *detection*, so that the cores could know when to synchronize to another cricket. When chirp detection was achieved, the synchronization algorithm was implemented, completing this lab. Below is a table summarizing the benchmarks achieved over time.

Week	Software Outcome	Hardware Outcome	Testing Method
1	Used Direct Digital Synthesis to output beeps on each of the two cores of the RP2040, simultaneously.	Connected GPIO pins on RP2040 to Digital to Analog Converter (DAC) and speakers.	Displayed the outputs from the DAC onto an oscilloscope to verify correct frequencies. Also connected and listened to outputs with speakers to ensure hardware connections.
2	Used Direct Digital Synthesis to generate cricket chirps from each core on the	Added buttons to pause each core's chirp.	Used an oscilloscope to verify chirp frequencies as well as syllable and pause

	RP2040. Created a state machine to correctly time the cricket chirps and pauses.		lengths. As for the hardware, manually tested it by pressing the button and noting pauses.
3	Added Fast Fourier Transform (FFT) algorithm to implement chirp detection on each core.	Used a VGA to display FFT spectra on a screen. Added a microphone so cores can hear other crickets. Connected SDK to a serial monitor to see when a chirp is detected.	Used a VGA display to test hardware connections and FFT code. Used a serial monitor to output both chirp detections and current states of cores during chirp detection.
4	Implemented the Mirollo and Strogatz synchronization algorithm.		Used an oscilloscope to watch chirps synchronize from a desynchronized state.

Fig. 1: Summary of software, hardware, and testing benchmarks achieved each week throughout the lab Algorithms

Three main algorithms were used to support the final program: Direct Digital Synthesis (DDS), Fast Fourier Transform (FFT), and a synchronization algorithm by Mirollo and Strogatz (1990).

I. Direct Digital Synthesis

As aforementioned, DDS is used to generate amplitude modulated sine waves—the cricket sound. The cornerstone of DDS is that “a variable overflowing is isomorphic [the same or similar] to one rotation of a phasor.”¹ In this lab, an accumulator, a 32 bit number, represents the angle of the phasor, where one rotation of the phasor is equivalent to an addition to the accumulator. To calculate the desired sine wave frequency, we use this methodology along with some dimensional analysis related to audio sampling.

$$\begin{aligned} F_{out} &= \frac{1 \text{ overflow (i.e. sine period)}}{2^{32} \text{ accumulator units}} \cdot \frac{j \text{ accumulator units}}{1 \text{ audio sample}} \cdot \frac{F_s \text{ audio samples}}{1 \text{ sec}} \\ &= \left(\frac{F_s}{2^{32}} \cdot N \right) \text{ Hz} \end{aligned}$$

Since F_s is known, the equation can be rearranged to find the only unknown left—N, which is the increment value. Note that F_s corresponds to the rate of generated audio samples that will be sent to the DAC. The final equation calculates N.

$$N = \text{increment amount} = \frac{F_{out}}{F_s} \cdot 2^{32}$$

For the sound to be generated correctly, there is a timer interrupt in the code that will fire and increment the accumulator. The increment amount calculation from above is used to check the

¹ Adams, H. (n.d.). Direct Digital Synthesis. ECE 4760 , Hunter Van Adams. Retrieved September 18, 2022, from <https://vanhunteradams.com/DDS/DDS.html>

value of a lookup table (the sine wave value at the specific phasor angle). Since the accumulator variable is 32 bits, it can have 2^{32} states. However, the power spectrum for 256 entries shows enough distance between the frequency of interest and the 1st error harmonic for a close approximation, even though there is still distortion from less entries. Therefore, only 8 bits are needed to index into the lookup table. The lookup value is stored and then sent to the DAC.

II. Fast Fourier Transform

The purpose of a fast fourier transform is to transfer a signal from one domain to some representation in the frequency domain. The FFT can also transfer the signal from the representation of the frequency domain back to the original domain. In this lab, the sine-cosine series is related to the Cooley-Tukey FFT. The sine-cosine series, $f(t)$, is composed of a sum of sines and cosine, which can approximate any periodic function of period T_0 .²

$$f(t) = \frac{a_0}{2} + \sum_{n=1,2,\dots}^{\infty} a_n \cos\left(\frac{2\pi n}{T_0}t\right) + \sum_{n=1,2,\dots}^{\infty} b_n \sin\left(\frac{2\pi n}{T_0}t\right)$$

Furthermore, a_m and a_n can be expressed as follows.

$$\begin{aligned} a_m &= \frac{2}{T_0} \int_{t_0}^{t_0+T_0} \cos\left(\frac{2\pi m}{T_0}t\right) f(t) dt \\ b_m &= \frac{2}{T_0} \int_{t_0}^{t_0+T_0} \sin\left(\frac{2\pi m}{T_0}t\right) f(t) dt \end{aligned}$$

The sine-cosine series can be expressed exponentially as the following:

$$f(t) = \sum_{n=-\infty}^{\infty} c_n e^{\frac{2\pi n i}{T_0} t}$$

$$c_n = \frac{1}{T_0} \int_{t_0}^{t_0+T_0} f(t) e^{-\frac{2\pi n i}{T_0} t} dt$$

In this lab, some continuous function is discretely sampled with an ADC. To computationally calculate the FFT, the infinite exponential sum was transformed into a “finite sum over sampled points.”³

$$f_k = \sum_{n=0}^{2N-1} c_n e^{\frac{2\pi n i}{T_0} t_k}$$

$$\underline{c}_m = \frac{1}{2N} \sum_{k=0}^{2N-1} e^{-\frac{2\pi m i}{T_0} t_k} f_k$$

Finally, the Cooley-Tukey method is used to further split sums into sums of sums.

² Adams, H. (n.d.). Understanding the Cooley-Tukey FFT. ECE 4760, van Hunter Adams. Retrieved September 18, 2022, from <https://vanhunteradams.com/FFT/FFT.html>

³ Adams, H. (n.d.). Understanding the Cooley-Tukey FFT.

$$\begin{aligned}
\underline{c}_m &= \frac{1}{2N} \left[\left[\left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi ki}{N/2} m} f_{8k} + e^{-\frac{2\pi i}{N/2} m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi ki}{N/2} m} f_{8k+4} \right) \right. \right. \\
&\quad + e^{-\frac{2\pi i}{N} m} \left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi ki}{N/2} m} f_{8k+2} + e^{-\frac{2\pi i}{N/2} m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi ki}{N/2} m} f_{8k+6} \right) \\
&\quad + e^{-\frac{2\pi i}{2N} m} \left[\left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi ki}{N/2} m} f_{8k+1} + e^{-\frac{2\pi i}{N/2} m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi ki}{N/2} m} f_{8k+5} \right) \right. \\
&\quad \left. \left. + e^{-\frac{2\pi i}{N} m} \left(\sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi ki}{N/2} m} f_{8k+3} + e^{-\frac{2\pi i}{N/2} m} \sum_{k=0}^{\frac{N}{4}-1} e^{-\frac{2\pi ki}{N/2} m} f_{8k+7} \right) \right] \right] \\
&= \frac{1}{2N} \left[\left[\left(F^{eee} + e^{-\frac{2\pi i}{N/2} m} F^{eeo} \right) + e^{-\frac{2\pi i}{N} m} \left(F^{eo} + e^{-\frac{2\pi i}{N/2} m} F^{eo} \right) \right] \right. \\
&\quad \left. + e^{-\frac{2\pi i}{2N} m} \left[\left(F^{oee} + e^{-\frac{2\pi i}{N/2} m} F^{oeo} \right) + e^{-\frac{2\pi i}{N} m} \left(F^{oe} + e^{-\frac{2\pi i}{N/2} m} F^{oe} \right) \right] \right]
\end{aligned}$$

Furthermore, this algorithm's main abstraction is that if the sample number is a power of two, the length of each of the resulting summations will be 1. Transformations of this length in the case of one audio sample results in an input replicated as the output. It turns out that the reordering of cases with more than one sample is synonymous to bit-reversal computations, meaning that the bits of a sample are mirrored such that 001 becomes 100, 111 becomes 111, and 110 becomes 011.

III. Synchronization

An integrate-and-fire oscillator can be defined as “a system that integrates a function until some threshold value is reached, at which point the system ‘fires’ and the integrator is reset to zero.”⁴ In this case, the function that the oscillators travel is $y = \sqrt{x}$, which is monotonic and concave. The other oscillators move up the curve by a certain number ϵ or fire once another oscillator fires. This process eventually results in synchronization. This is detailed further in the Mirolo and Strogatz 1990 paper.

In this lab, the calculation-on-event method is implemented. (1) First, a timer interrupt is set up. (2) Every time the timer interrupt fires, a counting variable increases. The firing threshold, a certain value of y , has a corresponding x -value. (3) Once the counting variable is greater than this x -value, the counting variable is set to zero and an oscillator fires. (4) Furthermore, when an oscillator fires, the square root of the counting variable is taken and ϵ is added to determine the new y -position. The new y -position is squared to find the new counting variable value. Step three occurs again depending on the counting variable.

Software Implementation

First focusing on using DDS to output a cricket chirp from each core, a state machine and a timer Interrupt Service Routine (ISR) were implemented on each core. Initial DDS code which outputted a beep

⁴ Adams, H. (n.d.-b). Synchronization of integrate-and-fire oscillators. ECE 4760, Hunter Van Adams. Retrieved September 18, 2022, from <https://vanhunteradams.com/Pico/Cricket/Synchronization.html>

at a specific frequency in week one was provided from the lab handout⁵. In week two, the goal was to alter the parameters of the DDS program to output a chirping sound. Furthermore, the chirp required multiple points to be met: 8 syllables, 2300 Hz syllable frequency, 17 ms syllable length, 2 ms syllable repeat interval (pause between syllables), and 750 ms chirp repeat interval (pause between chirps). The pause between chirps was initially 260 ms, but it was much easier to do the final demo with a longer pause.

To output a constant chirp sound, the phase increment variable which was conveniently declared before any logic in the program needed to be altered to reflect a 2300 Hz frequency.

```

115 // the DDS units - core 1
116 // Phase accumulator and phase increment. Increment sets output frequency.
117 volatile unsigned int phase_accum_main_1;
118 volatile unsigned int phase_incr_main_1 = (2300.0*two32)/Fs ; // chirp frequency = 2300
119 // the DDS units - core 2
120 // Phase accumulator and phase increment. Increment sets output frequency.
121 volatile unsigned int phase_accum_main_0;
122 volatile unsigned int phase_incr_main_0 = (2300.0*two32)/Fs ; // chirp frequency = 2300

```

Fig. 2: Phase Increment variables were changed to output a 2300 Hz frequency

To follow the timing restrictions of these chirps, the timing parameters defined at the top of the program were changed, and a state machine to follow these timing parameters was implemented.

```

139 // Timing parameters for beeps (units of interrupts)
140 #define ATTACK_TIME 200
141 #define DECAY_TIME 200
142 #define SUSTAIN_TIME 10000
143 #define BEEP_DURATION 680
144 #define BEEP_REPEAT_INTERVAL 80
145 #define CHIRP_REPEAT_INTERVAL 30000

```

Fig. 3: Timing parameters for DDS were changed to output a cricket chirp. There are 40,000 interrupts in one second, so the 17 ms syllable length is reflected in BEEP_DURATION, the 2 ms syllable pause between syllables is reflected in BEEP_REPEAT_INTERVAL, and the 750 ms pause between chirps is reflected in CHIRP_REPEAT_INTERVAL.

With the timing parameters defined in units of ISR interrupts, the following state machine was designed.

⁵ Adams, H. (n.d.-a). Synthesizing and Synchronizing Snowy Tree Crickets. ECE 4760, van Hunter Adams. Retrieved September 18, 2022, from <https://vanhunteradams.com/Pico/Cricket/Crickets.html>




Fig. 4. State diagram for the timer ISR on each core

Timer ISRs were used to iterate through these state machines, incrementing a counter with every ISR iteration. In other words, each state machine was implemented inside an ISR. Depending on which state the core was currently in, when the counter reached the value of the durations defined in Fig. 4, the next state was entered. During the pause states, the DAC output amplitude would be set to zero so that a zero signal would be output on the speakers. Each core has its own ISR and outputs a chirp independently of the other chirp, but the ISRs of the cores are identical except that each core has its own set of variables denoted by a “_1” or “_0” suffix. See lines 188-348 in the program in Appendix.

To implement a manual pause feature with buttons, logic was added into the top of the ISRs such that when a button was pressed, the core would be stuck outside of the state machine and the counter would be set to zero. The core would restart at the beginning of the chirp state when the button was released.

Now focusing on chirp detection using FFT, once again an initial program with a working FFT algorithm was provided in the lab handout. The function `FFTfix()` performs the actual FFT algorithm on fixed point inputs. A proto-thread on core 0 called `protothread_fft()` then used the samples from the FFT algorithm function to locate the maximum frequency. One thread can be used for chirp detection on both cores since the chirp state machine states are global variables.

Detecting a chirp at frequency 2300 Hz means using an if statement when the maximum frequency is 2300 Hz. When this frequency is detected, each core accesses its ISR state machine state variable and determines whether or not it itself outputs that chirp. When the core is in a paused state or is being paused, then it “knows” that it did not output the chirp that was heard, and therefore an outside chirp was detected. Since using the Direct Memory Access (DMA) is time consuming and could outlast the end of a paused state or chirp state, the states of the cores are checked both before and after using the DMA.

```

525     //CHECK FOR CHIRP
526     if(max_frequency >= 2200 && max_frequency <= 2400) {
527         //does core 0 detect a chirp?
528         //LOGIC: if core is not in active chirping state, or if the core is paused and it hears a chirp,
529         //it means that it did not output that chirp
530         if(gpio_get(PAUSE_0) != 0 || before_0 != 0 || after_0 != 0) {

```

Fig. 5: Chirp detection logic inside of FFT Thread. If the chirp frequency is heard, then the cores check whether they are paused and what their states were before and after using the DMA. For now imagine that line 531 outputs a “chirp detected on core 0” message to the serial monitor. There is also an identical if statement for core 1, meaning that chirps can be detected from both cores at the same time.

To synchronize a core to a detected cricket chirp, the synchronization algorithm was implemented in the code:

```

530     if(gpio_get(PAUSE_0) != 0 || before_0 != 0 || after_0 != 0) {
531
532         if(STATE_0 == 1) { //if in pause
533             //disable isr
534             spin0 = spin_lock_blocking(myspinlock);
535
536             // change count for synch algo
537             y_0 = (int)sqrt(count_0) + EPSILON;
538             count_0 = y_0 * y_0;
539
540             //enable isr
541             spin_unlock(myspinlock, spin0);
542
543     }

```

Fig. 6: Inside the chirp detection if statement, i.e. when a chirp is detected from a core, if the core is in between chirps, then it increases the counter incrementing in the ISR as described in the synchronization algorithm. After some testing, EPSILON was set to 20.

Notice the spin locking in Figure 6. Spin locking is used to disable the ISR before changing the counter. Without spin locking, the counter could be assigned a value at two different points in the program at the same time. This double assignment could result in egregious errors. The variables necessary for spin locking are assigned in the top portion of the code with the other global variable declarations.

Finally, everything is tied together in main() and core1_entry(). See the code start at line 582 for this protocol.

Hardware Implementation

The final circuit includes multiple external components wired to the Raspberry Pi Pico. Below is a summary of each component as well as a full schematic.

Component	Purpose
Digital-to-Analog	Converts the digital chirp signals from the Raspberry Pi Pico to analog signals

Converter (MCP4802)	which can be played on speakers
Push Button (2)	One for each core; when pressed, the chirps pause and restart
Audio Socket	Connected signals from DAC to Audio Jack into which a speaker can plug
USB-to-UART (SJ1-355XNG)	Converts serial print data from Raspberry Pi Pico to a USB that can be connected to a Serial Monitor, for example the Arduino IDE Serial Monitor.
Microphone (MAX4466)	Detects outside chirps
VGA connector	Displays FFT spectra onto a screen

Fig. 7. Summary of components in final circuit excluding the Raspberry Pi Pico and resistors




Fig. 8. Complete circuit diagram of the system




Fig. 9. Complete circuit and set up in the lab

Testing

A summary of the testing methods used is shown in Figure 1. The most important testing devices were: the oscilloscope, the serial monitor to view print statements, and the audio output from the speakers.

While debugging the chirp detection, in addition to printing to the serial monitor which core had detected a chirp, the state of the core during the detection was also outputted. There were errors with detecting a chirp at clearly wrong times. Namely, the biggest bug was the case where one core was paused with the pause button meaning that the paused core should be the only core detecting a chirp, but still both cores would detect chirps. There seemed to be issues with the time it took to change states and how long it took to use the DMA, so printing which state a core was in before and after the DMA was used was very helpful for this situation.

The speakers were helpful in situations in which something was very wrong. There were a few times when variables were wrongfully assigned, and the speakers would output obnoxious noise rather than anything close to a chirp. It was also good to be able to tell audibly whether two crickets were synchronizing.

That being said about the speakers, the oscilloscope was much more helpful in diagnosing errors and seeing that the crickets were indeed synchronizing. It will be discussed in the Results and Conclusion sections that there is some weird behavior with the final synchronizing. Without an oscilloscope to clearly display these waves, it would be very difficult to approach the issue. Furthermore, it is known exactly what a cricket chirp signal should look like in terms of the frequency, the syllable length, the pause length, etc. So when a signal does not look like that on a scope it is clear that something is wrong. On the other hand, when the signals do appear as expected, it is a reason to celebrate.

As an example, here are some snapshots of the oscilloscope displaying proper cricket chirps:




Fig. 10. Signal detected via the oscilloscope depicting 8 syllable chirp and 260 ms chirp pause time duration. This 260 ms pause is from before the pause duration was changed to 750 ms.




Fig. 11. Signal detected via oscilloscope depicting the 2300 Hz frequency. The system consistently outputs signals 200 Hz lower than expected, so 200 was added to the max frequency on line 524. This is why a frequency of 2500 Hz is seen here.




Fig. 12. Signal detected via oscilloscope depicting 17 ms syllable time duration




Fig. 13. Signal detected via oscilloscope depicting 2 ms syllable pause time duration

Lastly, since the lab room was often being used by multiple groups at a time, all outputting cricket chirps at 2300 Hz, it was helpful to test the system with different frequencies being output and detected by the cores. This method, suggested by a fellow student, ensured that the cricket chirps being detected or output were from only the cores on this system.

Results

The objective of this lab was to simulate snowy tree crickets that would generate chirps and synchronize to other chirps. Not only should the cores on the device synchronize with each other, but they should also synchronize with any outside crickets chirping in the vicinity of the microphone.

During the final lab checkout, the system was tested for reliability. When the system is first turned on, both chirps from cores zero and one will be synchronized both audibly and on the oscilloscope. Then, either core zero or one would be paused, thus desynchronizing the chirps. After the button is released, the two chirps will begin to move closer in sync with one another and therefore become synchronized again.

To test the accuracy of the system, these signals were viewed on an oscilloscope. As described in the Testing section, the oscilloscope displayed each produced chirp as well as how well the chirps were synchronizing.

Through this, it was noticed that the system had some variations in the time the signals took to synchronize again. In some cases it would take less than 10 seconds for the two signals to match. The expected synching behavior and resulting sync can be seen in Fig. 14. In other cases, it would be nearly a minute long – which is much slower than hoped. In this case, the one signal trace lagged behind and did not look like expected synchronization behavior. This can be seen in Fig. 15.




Fig. 14. Signals from both RP2040 cores depicting synchronization when Core 0 leads




Fig. 15. Signals from both RP2040 cores depicting synchronization when Core 1 leads

An area of improvement for this lab would be centered around timing. As stated before, there were some disparities when it came to the timing of synchronization. In the process of desynchronization, when a button was pressed to pause core one, the time it took to resynchronize with core zero's chirp was short, often around 10 seconds. However, when core was paused via button, the time it took for core one's chirp to match core zero's chirp was about a minute. Though eventually both instances eventually led to synchronization, it is an issue that could be explored further. Although this behavior is without explanation for now, the crickets do indeed synchronize with both each other and outside crickets.

Conclusion

By the end of this lab, the system could successfully detect and synchronize to chirps from anywhere, including chirps outside of the system. The system, which consisted of just a few components, provided insights not only about direct digital synthesis, but allowed exploration of the RP2040's multicore system, which will come in handy for future projects.

Through this lab, a large breadth of topics from elements within the RP2040 to mathematical algorithms that generate realistic, digital sounds were covered. Learning about concepts such as Fast Fourier Transforms and synchronization algorithms required use of mathematical background. Furthermore, this background was also used in order to understand how the microcontroller can detect a call to one (or both) of its cores using interrupts and how that detection can be reflected by multiple systems around the lab. Learning about Direct Digital Synthesis only emphasizes how digital sounds can be produced to sound realistic. Even in coding the microcontroller, it was learned the hard way why syntax is important. Many times the system didn't produce a working output because there was one equal sign instead of two in an if statement condition.

Some of these many issues that were produced as a result of a missing equal sign included the output signal showing up as noise once a chirp was detected, having the chirp pauses changing amplitudes, and getting no output from the speakers. All of these were debugged by going through the code and seeing if the logic made sense, and if it did, then checking the syntax. The largest issue, which was described in the Results section, was a difference in timing when a specific core was paused. A way this could have been mitigated was by implementing a timer that would track where in the chirp the unpause core, right before the paused core, is turned back on and that timer would basically act as a shift. But right now, it is unknown how that idea would work.

Further improvements that could have been made to the system would be taking into consideration optimization. For this system, producing a functional working system was prioritized over optimizing and figuring out the complexities of the code. Though not taken into consideration this time, for future labs, taking into account how certain implementations, like potentially adding a new timer, is something to look into.

A final thought and potential improvement for this lab is to allow the students to have less of the sample code. While there were cases where the algorithms were solved by the students, a lot of it felt as though it was already figured out in the sample code. To further deepen an understanding of the math and technology, having less on the sample code would've immersed students more into design thinking. Additionally, another interesting idea that could be added to the lab would be having crickets, whose chirps are harmonic, all synchronize with each other.

Appendix

Code:

```
/*
  final code for cricket chirp synchronization
  Kaitlyn Beiler (keb282), Wanda Field (cwf54), Nia Reid Vicars (nr346)
  ECE 4760 9/21/2022

  * HARDWARE CONNECTIONS
  DAC CONNECTIONS:
  * - GPIO 4 ---> DAC MISO
  * - GPIO 5 ---> DAC CS
  * - GPIO 6 ---> DAC SCK
  * - GPIO 7 ---> DAC MOSI
  * - GPIO 8 ---> DAC LDAC
  PAUSE BUTTONS:
  * - GPIO 15 ---> CORE 1 PAUSE (left bottom button)
  * - GPIO 11 ---> CORE 0 PAUSE (left middle button)
  VGA CONNECTIONS:
  * - GPIO 16 ---> VGA Hsync
  * - GPIO 17 ---> VGA Vsync
  * - GPIO 18 ---> 330 ohm resistor ---> VGA Red
  * - GPIO 19 ---> 330 ohm resistor ---> VGA Green
  * - GPIO 20 ---> 330 ohm resistor ---> VGA Blue
  * - RP2040 GND ---> VGA GND
  * - GPIO 26 ---> Audio input [0-3.3V]
```

```

26
27 * RESOURCES USED
28 * - PIO state machines 0, 1, and 2 on PIO instance 0
29 * - DMA channels 0, 1, 2, and 3
30 * - ADC channel 0
31 * - 153.6 kBytes of RAM (for pixel color data)
32 */
33
34 // Include VGA graphics library
35 #include "vga_graphics.h"
36 // Include standard libraries
37 #include <stdio.h>
38 #include <stdlib.h>
39 #include <string.h>
40 #include <math.h>
41 // Include Pico libraries
42 #include "pico/stdlib.h"
43 #include "pico/multicore.h"
44 // Include hardware libraries
45 #include "hardware/pio.h"
46 #include "hardware/dma.h"
47 #include "hardware/adc.h"
48 #include "hardware/irq.h"
49 #include "hardware/sync.h"
50 #include "hardware/spi.h"
51 // Include protothreads
52 #include "pt_cornell_rp2040_v1.h"
53
54 // === the fixed point macros (16.15) =====
55 typedef signed int fix15 ;
56 #define multfix15 (a,b) (((fix15)((signed long long)(a))*((signed long long)(b)))>>15)
57 #define float2fix15(a) ((fix15)((a)*32768.0)) // 2^15
58 #define fix2float15(a) ((float)(a)/32768.0)
59 #define absfix15(a) abs(a)
60 #define int2fix15(a) ((fix15)(a << 15))
61 #define fix2int15(a) ((int)(a >> 15))
62 #define char2fix15(a) (fix15)((fix15)(a) << 15)
63 #define divfix(a,b) (fix15)( ((signed long long)(a)) << 15) / (b))
64
65 //////////////// ADC configuration ///////////
66 // ADC Channel and pin
67 #define ADC_CHAN 0
68 #define ADC_PIN 26
69 // Number of samples per FFT
70 #define NUM_SAMPLES 1024
71 // Number of samples per FFT, minus 1
72 #define NUM_SAMPLES_M_1 1023
73 // Length of short (16 bits) minus log2 number of samples (10)
74 #define SHIFT_AMOUNT 6
75 // Log2 number of samples
76 #define LOG2_NUM_SAMPLES 10
77 // Sample rate (Hz)
78 #define FFT_Fs 10000 // fix - original 10000
79 // ADC clock rate (unmutable!)
80 #define ADCCLK 48000000.0
81
82 // DMA channels for sampling ADC (VGA driver uses 0 and 1)
83 int sample_chan = 2 ;
84 int control_chan = 3 ;
85
86 // Max and min macros
87 #define max(a,b) ((a>b)?a:b)
88 #define min(a,b) ((a<b)?a:b)
89
90 //spin lock for changing counter variable when chirp detected
91 spin_lock_t* myspinlock;
92 uint32_t spin0;
93 uint32_t spin1;
94
95 // 0.4 in fixed point (used for alpha max plus beta min)
fix15 zero_point_4 = float2fix15(0.4) ;

```

```

96
97 // Here's where we'll have the DMA channel put ADC samples
98 uint8_t sample_array[NUM_SAMPLES] ;
99 // And here's where we'll copy those samples for FFT calculation
100 fix15 fr[NUM_SAMPLES] ;
101 fix15 fi[NUM_SAMPLES] ;
102
103 // Sine table for the FFT calculation
104 fix15 Sinewave[NUM_SAMPLES];
105 // Hann window table for FFT calculation
106 fix15 window[NUM_SAMPLES];
107
108 // Pointer to address of start of sample buffer
109 uint8_t * sample_address_pointer = &sample_array[0] ;
110
111 //Direct Digital Synthesis (DDS) parameters
112 #define two32 4294967296.0 // 2^32 (a constant)
113 #define Fs 40000 // sample rate
114
115 // the DDS units - core 1
116 // Phase accumulator and phase increment. Increment sets output frequency.
117 volatile unsigned int phase_accum_main_1;
118 volatile unsigned int phase_incr_main_1 = (2300.0*two32)/Fs ; // chirp frequency = 2300
119 // the DDS units - core 2
120 // Phase accumulator and phase increment. Increment sets output frequency.
121 volatile unsigned int phase_accum_main_0;
122 volatile unsigned int phase_incr_main_0 = (2300.0*two32)/Fs ; // chirp frequency = 2300
123
124 // DDS sine table (populated in main())
125 #define sine_table_size 256
126 fix15 sin_table[sine_table_size] ;
127
128 // Values output to DAC
129 int DAC_output_0 ;
130 int DAC_output_1 ;
131
132 // Amplitude modulation parameters and variables
133 fix15 max_amplitude = int2fix15(1) ; // maximum amplitude
134 fix15 attack_inc ; // rate at which sound ramps up
135 fix15 decay_inc ; // rate at which sound ramps down
136 fix15 current_amplitude_0 = 0 ; // current amplitude (modified in ISR)
137 fix15 current_amplitude_1 = 0 ; // current amplitude (modified in ISR)
138
139 // Timing parameters for beeps (units of interrupts)
140 #define ATTACK_TIME 200
141 #define DECAY_TIME 200
142 #define SUSTAIN_TIME 10000
143 #define BEEP_DURATION 680
144 #define BEEP_REPEAT_INTERVAL 80
145 #define CHIRP_REPEAT_INTERVAL 30000
146 #define EPSILON 20 //in synthesis formula
147
148 // core 0 state machine and synthesis variables
149 volatile unsigned int STATE_0 = 0 ;
150 volatile unsigned int count_0 = 0 ;
151 volatile unsigned int syl_0 = 0 ; //syllable counter
152 volatile unsigned int y_0 = 0 ; //synthesis alg
153
154 // core 1 state machine and synthesis variables
155 volatile unsigned int STATE_1 = 0 ;
156 volatile unsigned int count_1 = 0 ;
157 volatile unsigned int syl_1 = 0 ; //syllable counter
158 volatile unsigned int y_1 = 0 ; //synthesis alg
159
160 // SPI data
161 uint16_t DAC_data_1 ; // output value
162 uint16_t DAC_data_0 ; // output value
163
164 // DAC parameters (see the DAC datasheet)
165 // A-channel, 1x, active

```

```

166 #define DAC_config_chan_A 0b0011000000000000
167 // B-channel, 1x, active
168 #define DAC_config_chan_B 0b1011000000000000
169
170 //SPI configurations (note these represent GPIO number, NOT pin number)
171 #define PIN_MISO 4
172 #define PIN_CS 5
173 #define PIN_SCK 6
174 #define PIN_MOSI 7
175 #define LDAC 8
176 #define LED 25
177 #define SPI_PORT spio
178 #define PAUSE_1 15//LEFT BOTTOM BUTTON
179 #define PAUSE_0 11//LEFT MIDDLE BUTTON
180
181 // Two variables to store core number
182 volatile int corenum_0 ;
183 volatile int corenum_1 ;
184
185 // Global counter for spinlock experimenting
186 volatile int global_counter = 0 ;
187
188 // This timer ISR is called on core 1
189 // contains state machine, ISR is used to ensure states are times properly
190 bool repeating_timer_callback_core_1(struct repeating_timer *t) {
191     // when pause button is pressed, stop outputting a chirp and start state machine over
192     if(gpio_get(PAUSE_1) == 0) {
193         STATE_1 = 0;
194         count_1 = 0;
195     }
196
197     // in S = 0, cricket is actively chirping
198     else if (STATE_1 == 0) {
199
200         // DDS phase and sine table lookup
201         phase_accum_main_1 += phase_incr_main_1 ;
202         DAC_output_1 = fix2int15(multfix15(current_amplitude_1,
203             sin_table[phase_accum_main_1>>24])) + 2048 ;
204
205         // Ramp up amplitude
206         if (count_1 < ATTACK_TIME) {
207             current_amplitude_1 = (current_amplitude_1 + attack_inc) ;
208         }
209         // Ramp down amplitude
210         else if (count_1 > BEEP_DURATION - DECAY_TIME) {
211             current_amplitude_1 = (current_amplitude_1 - decay_inc) ;
212         }
213
214         // Mask with DAC control bits
215         DAC_data_1 = (DAC_config_chan_A | (DAC_output_1 & 0xffff)) ;
216
217         // SPI write (no spinlock b/c of SPI buffer)
218         spi_write16_blocking(SPI_PORT, &DAC_data_1, 1) ;
219
220         // Increment the counter
221         count_1 += 1 ;
222
223         // State transition: when chirp is over, check syllables to know which pause to go to
224         if (count_1 == BEEP_DURATION) {
225             // if full 8 chirps are done, go to long pause
226             if(syl_1 == 7) {
227                 STATE_1 = 1 ;
228                 count_1 = 0 ;
229                 syl_1 = 0;
230             }
231
232             // otherwise go to short pause
233             else {
234                 STATE_1 = 2 ;
235                 count_1 = 0 ;

```

```

236         syl_1 += 1;
237     }
238 }
239
240 // S = 1 means long pause
241 else if(STATE_1 == 1){
242     count_1 += 1;
243     // pause chirp
244     current_amplitude_1 = 0;
245     if (count_1 >= CHIRP_REPEAT_INTERVAL) {
246         current_amplitude_1 = 0 ;
247         STATE_1 = 0 ; // go back to chirp
248         count_1 = 0 ;
249         syl_1 = 0 ;
250     }
251 }
252 // S = 2 means short pause between syllables
253 else {
254     count_1 += 1;
255     // pause SYLLABLE
256     current_amplitude_1 = 0;
257     if (count_1 == BEEP_REPEAT_INTERVAL) {
258         current_amplitude_1 = 0 ;
259         STATE_1 = 0 ; // go back to chirp
260         count_1 = 0 ;
261     }
262 }
263
264 // retrieve core number of execution
265 corenum_1 = get_core_num() ;
266 return true;
267 }
268
269 // This timer ISR is called on core 0
270 // contains state machine, ISR is used to ensure states are times properly
271 bool repeating_timer_callback_core_0(struct repeating_timer *t) {
272     // when pause button is pressed, stop outputting a chirp and start state machine over
273     if(gpio_get(PAUSE_0) == 0) {
274         STATE_0 = 0;
275         count_0 = 0;
276     }
277
278     // in S = 0, cricket is actively chirping
279     else if (STATE_0 == 0) {
280
281         // DDS phase and sine table lookup
282         phase_accum_main_0 += phase_incr_main_0 ;
283         DAC_output_0 = fix2int15(multfix15(current_amplitude_0,
284             sin_table[phase_accum_main_0>>24])) + 2048 ;
285
286         // Ramp up amplitude
287         if (count_0 < ATTACK_TIME) {
288             current_amplitude_0 = (current_amplitude_0 + attack_inc) ;
289         }
290         // Ramp down amplitude
291         else if (count_0 > BEEP_DURATION - DECAY_TIME) {
292             current_amplitude_0 = (current_amplitude_0 - decay_inc) ;
293         }
294
295         // Mask with DAC control bits
296         DAC_data_0 = (DAC_config_chan_B | (DAC_output_0 & 0xffff)) ;
297
298         // SPI write (no spinlock b/c of SPI buffer)
299         spi_write16_blocking(SPI_PORT, &DAC_data_0, 1) ;
300
301         // Increment the counter
302         count_0 += 1 ;
303
304         // State transition: when chirp is over, check syllables to know which pause to go to
305         if (count_0 == BEEP_DURATION) {

```

```

306 // if full 8 chirps are done, go to long pause
307 if(syl_0 == 7) {
308     STATE_0 = 1 ;
309     count_0 = 0 ;
310     syl_0 = 0;
311 }
312
313 // otherwise go to short pause
314 else {
315     STATE_0 = 2 ;
316     count_0 = 0 ;
317     syl_0 += 1;
318 }
319 }
320 }
321
322 // S = 1 means long pause
323 else if(STATE_0 == 1){
324     count_0 += 1;
325     // pause chirp
326     current_amplitude_0 = 0;
327     if (count_0 >= CHIRP_REPEAT_INTERVAL) {
328         current_amplitude_0 = 0 ;
329         STATE_0 = 0 ; // go back to chirp
330         count_0 = 0 ;
331         syl_0 = 0 ;
332     }
333 }
334 // S = 2 means short pause between syllables
335 else {
336     count_0 += 1 ;
337     // pause SYLLABLE
338     current_amplitude_0 = 0;
339     if (count_0 == BEEP_REPEAT_INTERVAL) {
340         current_amplitude_0 = 0 ;
341         STATE_0 = 0 ; // go back to chirp
342         count_0 = 0 ;
343     }
344 }
345 // retrieve core number of execution
346 corenum_0 = get_core_num() ;
347 return true;
348 }
349
350
351 // Performs an in-place FFT. For more information about how this
352 // algorithm works, please see https://vanhunteradams.com/FFT/FFT.html
353 void FFTfix(fixture15 fr[], fixture15 fi[]) {
354
355     unsigned short m;    // one of the indices being swapped
356     unsigned short mr ; // the other index being swapped (r for reversed)
357     fixture15 tr, ti ; // for temporary storage while swapping, and during iteration
358
359     int i, j ; // indices being combined in Danielson-Lanczos part of the algorithm
360     int L ;      // length of the FFT's being combined
361     int k ;      // used for looking up trig values from sine table
362
363     int istep ; // length of the FFT which results from combining two FFT's
364
365     fixture15 wr, wi ; // trigonometric values from lookup table
366     fixture15 qr, qi ; // temporary variables used during DL part of the algorithm
367
368     //////////////////////////////// BIT REVERSAL //////////////////////////////
369     //////////////////////////////// BIT REVERSAL //////////////////////////////
370     //////////////////////////////// BIT REVERSAL //////////////////////////////
371     // Bit reversal code below based on that found here:
372     // https://graphics.stanford.edu/~seander/bithacks.html#BitReverseObvious
373     for (m=1; m<NUM_SAMPLES_M_1; m++) {
374         // swap odd and even bits
375         mr = ((m >> 1) & 0x5555) | ((m & 0x5555) << 1);

```

```

376     // swap consecutive pairs
377     mr = ((mr >> 2) & 0x3333) | ((mr & 0x3333) << 2);
378     // swap nibbles ...
379     mr = ((mr >> 4) & 0x0F0F) | ((mr & 0x0F0F) << 4);
380     // swap bytes
381     mr = ((mr >> 8) & 0x00FF) | ((mr & 0x00FF) << 8);
382     // shift down mr
383     mr >>= SHIFT_AMOUNT;
384     // don't swap that which has already been swapped
385     if (mr<=m) continue;
386     // swap the bit-reversed indices
387     tr = fr[m];
388     fr[m] = fr[mr];
389     fr[mr] = tr;
390     ti = fi[m];
391     fi[m] = fi[mr];
392     fi[mr] = ti;
393 }
394 ///////////////////////////////////////////////////////////////////
395 ////////////////////////////////////////////////////////////////// Danielson-Lanczos ///////////////////////////////////////////////////////////////////
396 ///////////////////////////////////////////////////////////////////
397 // Adapted from code by:
398 // Tom Roberts 11/8/89 and Malcolm Slaney 12/15/94 malcolm@interval.com
399 // Length of the FFT's being combined (starts at 1)
400 L = 1;
401 // Log2 of number of samples, minus 1
402 k = LOG2_NUM_SAMPLES - 1;
403 // While the length of the FFT's being combined is less than the number
404 // of gathered samples . .
405 while (L < NUM_SAMPLES) {
406     // Determine the length of the FFT which will result from combining two FFT's
407     istep = L<<1;
408     // For each element in the FFT's that are being combined . .
409     for (m=0; m<L; ++m) {
410         // Lookup the trig values for that element
411         j = m << k;                                // index of the sine table
412         wr = Sinewave[j + NUM_SAMPLES/4]; // cos(2pi m/N)
413         wi = -Sinewave[j];                         // sin(2pi m/N)
414         wr >>= 1;                                 // divide by two
415         wi >>= 1;                                 // divide by two
416         // i gets the index of one of the FFT elements being combined
417         for (i=m; i<NUM_SAMPLES; i+=istep) {
418             // j gets the index of the FFT element being combined with i
419             j = i + L;
420             // compute the trig terms (bottom half of the above matrix)
421             tr = multfix15(wr, fr[j]) - multfix15(wi, fi[j]);
422             ti = multfix15(wr, fi[j]) + multfix15(wi, fr[j]);
423             // divide ith index elements by two (top half of above matrix)
424             qr = fr[i]>>1;
425             qi = fi[i]>>1;
426             // compute the new values at each index
427             fr[j] = qr - tr;
428             fi[j] = qi - ti;
429             fr[i] = qr + tr;
430             fi[i] = qi + ti;
431         }
432     }
433     --k;
434     L = istep;
435 }
436 }
437 // Runs on core 0
438 static PT_THREAD (protothread_fft(struct pt *pt))
439 {
440     // Indicate beginning of thread
441     PT_BEGIN(pt);
442     printf("Starting capture\n");
443
444     //store ISR states for each core before DMA
445 }
```

```

446     unsigned int before_0 = STATE_0;
447     unsigned int before_1 = STATE_1;
448     // Start the ADC channel
449     dma_start_channel_mask((lu << sample_chan)) ;
450     // Start the ADC
451     adc_run(true) ;
452
453     // Declare some static variables
454     static int height ;           // for scaling display
455     static float max_frequency ; // holds max frequency
456     static int i ;               // incrementing loop variable
457
458     static fix15 max_fr ;        // temporary variable for max freq calculation
459     static int max_fr_dex ;      // index of max frequency
460
461     // Write some text to VGA
462     setTextColor(WHITE) ;
463     setCursor(65, 0) ;
464     setTextSize(1) ;
465     writeString("Raspberry Pi Pico") ;
466     setCursor(65, 10) ;
467     writeString("FFT demo") ;
468     setCursor(65, 20) ;
469     writeString("Hunter Adams") ;
470     setCursor(65, 30) ;
471     writeString("vha3@cornell.edu") ;
472     setCursor(250, 0) ;
473     setTextSize(2) ;
474     writeString("Max frequency:") ;
475
476     // Will be used to write dynamic text to screen
477     static char freqtext[40];
478
479     while(1) {
480         // Wait for NUM_SAMPLES samples to be gathered
481         // Measure wait time with timer. THIS IS BLOCKING
482         dma_channel_wait_for_finish_blocking(sample_chan);
483
484         //store ISR states for each core after DMA
485         unsigned int after_0 = STATE_0;
486         unsigned int after_1 = STATE_1;
487
488         // Copy/window elements into a fixed-point array
489         for (i=0; i<NUM_SAMPLES; i++) {
490             fr[i] = multfix15(int2fix15((int)sample_array[i]), window[i]) ;
491             fi[i] = (fix15) 0 ;
492         }
493
494         // Zero max frequency and max frequency index
495         max_fr = 0 ;
496         max_fr_dex = 0 ;
497
498         //store ISR states for each core before DMA for next cycle
499         unsigned int new_before_0 = STATE_0;
500         unsigned int new_before_1 = STATE_1;
501
502         // Restart the sample channel, now that we have our copy of the samples
503         dma_channel_start(control_chan) ;
504
505         // Compute the FFT
506         FFTfix(fr, fi) ;
507
508         // Find the magnitudes (alpha max plus beta min)
509         for (int i = 0; i < (NUM_SAMPLES>>1); i++) {
510             // get the approx magnitude
511             fr[i] = abs(fr[i]);
512             fi[i] = abs(fi[i]);
513             // reuse fr to hold magnitude
514             fr[i] = max(fr[i], fi[i]) +
515                 multfix15(min(fr[i], fi[i]), zero_point_4);

```

```

516
517     // Keep track of maximum
518     if (fr[i] > max_fr && i>4) {
519         max_fr = fr[i] ;
520         max_fr_dex = i ;
521     }
522 }
523 // Compute max frequency in Hz
524 max_frequency = max_fr_dex * (FFT_Fs/NUM_SAMPLES) + 200 ; // our FFT is always 200 Hz low, consistently
525 //CHECK FOR CHIRP
526 if(max_frequency >= 2200 && max_frequency <= 2400) {
527     //does core 0 detect a chirp?
528     //LOGIC: if core is not in active chirping state, or if the core is paused and it hears a chirp,
529     //it means that it did not output that chirp
530     if(gpio_get(PAUSE_0) != 0 || before_0 != 0 || after_0 != 0) {
531
532         if(STATE_0 == 1) { //if in pause
533             //disable isr
534             spin0 = spin_lock_blocking(myspinlock);
535
536             // change count for synch algo
537             y_0 = (int)sqrt(count_0) + EPSILON;
538             count_0 = y_0 * y_0;
539
540             //enable isr
541             spin_unlock(myspinlock, spin0);
542         }
543     }
544     //does core 1 detect a chirp?
545     if(gpio_get(PAUSE_1) != 0 || before_1 != 0 || after_1 != 0) {
546
547         if(STATE_1 == 1) {
548             //disable isr
549             spin1 = spin_lock_blocking(myspinlock);
550
551             // change count for synch algo
552             y_1 = (int)sqrt(count_1) + EPSILON;
553             count_1 = y_1 * y_1;
554
555             //enable isr
556             spin_unlock(myspinlock, spin1);
557         }
558     }
559 }
560 // Display on VGA
561 fillRect(250, 20, 176, 30, BLACK); // red box
562 sprintf(freqtext, "%d", (int)max_frequency) ;
563 setCursor(250, 20) ;
564 setTextSize(2) ;
565 writeString(freqtext) ;
566
567 // Update the FFT display
568 for (int i=5; i<(NUM_SAMPLES>>1); i++) {
569     drawVLine(59+i, 50, 429, BLACK);
570     height = fix2int15(multifix15(fr[i], int2fix15(36))) ;
571     drawVLine(59+i, 479-height, height, WHITE);
572 }
573
574 //set vars for next cycle
575 before_0 = new_before_0;
576 before_1 = new_before_1;
577
578 }
579 PT_END(pt) ;
580 }
581
582 // This is the core 1 entry point. Essentially main() for core 1
583 void core1_entry() {
584
585     // create an alarm pool on core 1

```

```

586     alarm_pool_t *core1pool ;
587     core1pool = alarm_pool_create(2, 16) ;
588
589     // Create a repeating timer that calls repeating_timer_callback.
590     struct repeating_timer timer_core_1;
591
592     // Negative delay so means we will call repeating_timer_callback, and call it
593     // again 25us (40kHz) later regardless of how long the callback took to execute
594     alarm_pool_add_repeating_timer_us(core1pool, -25,
595         repeating_timer_callback_core_1, NULL, &timer_core_1);
596
597     // Start scheduler on core 1
598     pt_schedule_start ;
599 }
600
601 // Core 0 entry point. don't need one for Core 1 because there is no entry point
602 int main() {
603     // Initialize stdio
604     stdio_init_all();
605
606     // Initialize the VGA screen
607     initVGA() ;
608
609     myspinlock = spin_lock_init(spin_lock_claim_unused(true));
610
611     // Initialize SPI channel (channel, baud rate set to 20MHz)
612     spi_init(SPI_PORT, 20000000) ;
613     // Format (channel, data bits per transfer, polarity, phase, order)
614     spi_set_format(SPI_PORT, 16, 0, 0, 0);
615
616     // Map SPI signals to GPIO ports
617     gpio_set_function(PIN_MISO, GPIO_FUNC_SPI);
618     gpio_set_function(PIN_SCK, GPIO_FUNC_SPI);
619     gpio_set_function(PIN_MOSI, GPIO_FUNC_SPI);
620     gpio_set_function(PIN_CS, GPIO_FUNC_SPI) ;
621
622     // Map LDAC pin to GPIO port, hold it low (could alternatively tie to GND)
623     gpio_init(LDAC) ;
624     gpio_set_dir(LDAC, GPIO_OUT) ;
625     gpio_put(LDAC, 0) ;
626
627     gpio_init(PAUSE_1) ;
628     gpio_set_dir(PAUSE_1, GPIO_IN) ;
629     gpio_init(PAUSE_0) ;
630     gpio_set_dir(PAUSE_0, GPIO_IN) ;
631
632     //////////////////////////////// ===== ADC CONFIGURATION ===== /////////////////////
633     // ===== ADC CONFIGURATION =====
634     // =====
635     // Init GPIO for analogue use: hi-Z, no pulls, disable digital input buffer.
636     adc_gpio_init(ADC_PIN);
637
638     // Initialize the ADC hardware
639     // (resets it, enables the clock, spins until the hardware is ready)
640     adc_init() ;
641
642     // Select analog mux input (0...3 are GPIO 26, 27, 28, 29; 4 is temp sensor)
643     adc_select_input(ADC_CHAN) ;
644
645     // Setup the FIFO
646     adc_fifo_setup(
647         true,      // Write each completed conversion to the sample FIFO
648         true,      // Enable DMA data request (DREQ)
649         1,        // DREQ (and IRQ) asserted when at least 1 sample present
650         false,    // We won't see the ERR bit because of 8 bit reads; disable.
651         true      // Shift each sample to 8 bits when pushing to FIFO
652     );
653
654     // Divisor of 0 -> full speed. Free-running capture with the divider is
655     // equivalent to pressing the ADC_CS_START_ONCE button once per `div + 1`
```

```

656 // cycles (div not necessarily an integer). Each conversion takes 96
657 // cycles, so in general you want a divider of 0 (hold down the button
658 // continuously) or > 95 (take samples less frequently than 96 cycle
659 // intervals). This is all timed by the 48 MHz ADC clock. This is setup
660 // to grab a sample at 10kHz (48Mhz/10kHz - 1)
661 adc_set_clkdiv(ADCCLK/FFT_Fs);
662
663 // set up increments for calculating bow envelope
664 attack_inc = divfix(max_amplitude, int2fix15(ATTACK_TIME)) ;
665 decay_inc = divfix(max_amplitude, int2fix15(DECAY_TIME)) ;
666
667 // Build the sine lookup table
668 // scaled to produce values between 0 and 4096 (for 12-bit DAC)
669 int ii;
670 for (ii = 0; ii < sine_table_size; ii++){
671     sin_table[ii] = float2fix15(2047*sin((float)ii*6.283/(float)sine_table_size));
672 }
673
674 // Populate the sine table and Hann window table
675 int ii_fft;
676 for (ii_fft = 0; ii_fft < NUM_SAMPLES; ii_fft++) {
677     Sinewave[ii_fft] = float2fix15(sin(6.283 * ((float) ii_fft) / (float)NUM_SAMPLES));
678     window[ii_fft] = float2fix15(0.5 * (1.0 - cos(6.283 * ((float) ii_fft) / ((float)NUM_SAMPLES)));
679 }
680
681 //===== ADC DMA CONFIGURATION =====
682 //=====
683
684 // Channel configurations
685 dma_channel_config c2 = dma_channel_get_default_config(sample_chan);
686 dma_channel_config c3 = dma_channel_get_default_config(control_chan);
687
688
689 // ADC SAMPLE CHANNEL
690 // Reading from constant address, writing to incrementing byte addresses
691 channel_config_set_transfer_data_size(&c2, DMA_SIZE_8);
692 channel_config_set_read_increment(&c2, false);
693 channel_config_set_write_increment(&c2, true);
694 // Pace transfers based on availability of ADC samples
695 channel_config_set_dreq(&c2, DREQ_ADC);
696 // Configure the channel
697 dma_channel_configure(sample_chan,
698     &c2,           // channel config
699     sample_array,  // dst
700     &adc_hw->fifo, // src
701     NUM_SAMPLES,   // transfer count
702     false          // don't start immediately
703 );
704
705
706 // CONTROL CHANNEL
707 channel_config_set_transfer_data_size(&c3, DMA_SIZE_32);      // 32-bit txfers
708 channel_config_set_read_increment(&c3, false);                // no read incrementing
709 channel_config_set_write_increment(&c3, false);               // no write incrementing
710 channel_config_set_chain_to(&c3, sample_chan);               // chain to sample chan
711
712 dma_channel_configure(
713     control_chan,           // Channel to be configured
714     &c3,                   // The configuration we just created
715     &dma_hw->ch[sample_chan].write_addr, // Write address (channel 0 read address)
716     &sample_address_pointer, // Read address (POINTER TO AN ADDRESS)
717     1,                      // Number of transfers, in this case each is 4 byte
718     false                  // Don't start immediately.
719 );
720
721 // Launch core 1
722 multicore_launch_core1(core1_entry);
723
724 // Create a repeating timer that calls
725 // repeating_timer_callback (defaults core 0)

```

```
726     struct repeating_timer timer_core_0;
727
728     // Negative delay so means we will call repeating_timer_callback, and call it
729     // again 25us (40kHz) later regardless of how long the callback took to execute
730     add_repeating_timer_us(-25,
731         repeating_timer_callback_core_0, NULL, &timer_core_0);
732
733     // Add and schedule core 0 threads
734     pt_add_thread(protothread_fft) ;
735     pt_schedule_start ;
736
737 }
```