

---

## CHAPTER 11

# **DESIGN OF A SIMPLE SERIAL ARITHMETIC PROCESSOR**



---

## 11.1 Introduction

Register transfer design  
Data-path and control circuit.

---

## 11.2 Adder

Table 11.1 Truth table for a half adder.

$d_1$	$d_0$	$y_1$	$y_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





Figure 11.1 A half adder.

$$\begin{array}{r}
 \boxed{c_3 \ c_2 \ c_1} \leftarrow \text{carries generated from addition} \\
 a_3 \ a_2 \ a_1 \ a_0 \\
 + \ b_3 \ b_2 \ b_1 \ b_0 \\
 \hline
 c_4 \ S_3 \ S_2 \ S_1 \ S_0
 \end{array}$$

$$\begin{array}{r}
 c_i \\
 a_i \\
 + \ b_i \\
 \hline
 c_{i+1} \ S_i
 \end{array}$$




Figure 1.3 A 3-input, 2-output binary circuit.

Table 1.2 Truth table for the circuit in Figure 1.3.

$x_2$	$x_1$	$x_0$	$y_1$	$y_0$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Table 1.2

$$y_0 = F(x_2, x_1, x_0) = \Sigma m(1, 2, 4, 7)$$

$$F(x_2, x_1, x_0) = x_2'x_1'x_0 + x_2'x_1x_0' + x_2x_1'x_0' + x_2x_1x_0$$

$$\begin{aligned} F(x_2, x_1, x_0) &= (m_1 + m_2) + (m_4 + m_7) \\ &= (x_2'x_1'x_0 + x_2'x_1x_0') + (x_2x_1'x_0' + x_2x_1x_0) \\ &= x_2'(x_1'x_0 + x_1x_0') + x_2(x_1'x_0' + x_1x_0) \\ &= x_2'(x_1 \oplus x_0) + x_2(x_1 \oplus x_0)' \\ &= x_2 \oplus x_1 \oplus x_0 \end{aligned}$$

$x_2 \backslash x_1$		$x_1$			
		00	01	11	10
$x_0$	0		1		1
	1	1		1	

Figure 5.27 K-map for  $y_0$  in Table 1.2.

$$S_i = a_i \oplus b_i \oplus c_i$$

The canonical sum-of-products expression for the carry bit  $c_{i+1}$  is

$$c_{i+1} = a_i' b_i c_i + a_i b_i' c_i + a_i b_i c_i' + a_i b_i c_i$$

The simplest sum-of-products expression is

$$c_{i+1} = a_i b_i + b_i c_i + a_i c_i \quad (11.1)$$

A different expression for the carry bit can be obtained as follows.

$$\begin{aligned} c_{i+1} &= a_i' b_i c_i + a_i b_i' c_i + a_i b_i \\ &= (a_i' b_i + a_i b_i') c_i + a_i b_i \\ &= (a_i \oplus b_i) c_i + a_i b_i \end{aligned} \quad (11.2)$$

$a_i b_i$ $c_i$	00	01	11	10
0			1	
1		1	1	1

$a_i b_i$ $c_i$	00	01	11	10
0			1	
1		1	1	1

$$S_i = a_i \oplus b_i \oplus c_i$$
$$c_{i+1} = (a_i \oplus b_i) c_i + a_i b_i$$




Figure 11.2 A full adder.

The addition of two n-bit numbers and an initial carry  $c_0$  is given below.

$$\begin{array}{r}
 \phantom{+} \phantom{a_{n-1}} \phantom{a_{n-2}} \phantom{\dots\dots\dots} \phantom{a_2} \phantom{a_1} \phantom{a_0} \phantom{c_0} \\
 \phantom{+} a_{n-1} \ a_{n-2} \ \dots\dots\dots \ a_2 \ a_1 \ a_0 \\
 + \phantom{a_{n-1}} b_{n-1} \ b_{n-2} \ \dots\dots\dots \ b_2 \ b_1 \ b_0 \\
 \hline
 c_n \ S_{n-1} \ S_{n-2} \ \dots\dots\dots \ S_2 \ S_1 \ S_0
 \end{array}$$






Figure 11.3 A ripple-carry adder.










Figure 11.4 A serial adder.



Table 11.2 Contents of the serial adder.

Clock cycle	$R_1$	$R_2$	$x_i$	$y_i$	$z_i$ (Q)	Sum	Carry (D)
0	$a_3 a_2 a_1 a_0$	$b_3 b_2 b_1 b_0$	$a_0$	$b_0$	$c_0$	$S_0$	$c_1$
1	$S_0 a_3 a_2 a_1$	$b_0 b_3 b_2 b_1$	$a_1$	$b_1$	$c_1$	$S_1$	$c_2$
2	$S_1 S_0 a_3 a_2$	$b_1 b_0 b_3 b_2$	$a_2$	$b_2$	$c_2$	$S_2$	$c_3$
3	$S_2 S_1 S_0 a_3$	$b_2 b_1 b_0 b_3$	$a_3$	$b_3$	$c_3$	$S_3$	$c_4$
4	$S_3 S_2 S_1 S_0$	$b_3 b_2 b_1 b_0$	$S_0$	$b_0$	$c_4$	N/A	N/A









## 11.3 Signed Numbers

Sign-magnitude representation

$$-(2^{n-1} - 1) \leq N \leq (2^{n-1} - 1)$$

0 1 0 0 1 0 1 1	+ 75
0 1 1 1 1 1 1 1	+ 127
1 1 1 1 1 1 1 1	- 127
1 0 0 0 0 0 0 1	- 1
0 0 0 0 0 0 0 0	+ 0
1 0 0 0 0 0 0 0	- 0

## 2's complement representation

$$-2^{n-1} \leq N \leq (2^{n-1} - 1)$$

	Positive	Negative	
0	0 000	1 111	- 1
+ 1	0 001	1 110	- 2
+ 2	0 010	1 101	- 3
+ 3	0 011	1 100	- 4
+ 4	0 100	1 011	- 5
+ 5	0 101	1 010	- 6
+ 6	0 110	1 001	- 7
+ 7	0 111	1 000	- 8

sign bit

Figure 11.5 Two's complement representation for 4-bit signed numbers.



The bit inversion of an n-bit number  $Y = y_{n-1} y_{n-2} \dots y_2 y_1 y_0$  is equivalent to the subtraction of an n-bit number  $2^n - 1$  by  $Y$ , which is shown below.

$$\begin{array}{r}
 \begin{array}{ccc}
 \begin{array}{r} 1 \\ - 0 \\ \hline 1 \end{array} & \begin{array}{r} 1 \\ - 1 \\ \hline 0 \end{array} & \begin{array}{r} 1 \\ - y_i \\ \hline y_i' \end{array}
 \end{array} \\
 \\
 \begin{array}{r}
 \begin{array}{ccccccc}
 1 & 1 & \dots & 1 & 1 & 1 & \\
 - & y_{n-1} & y_{n-2} & \dots & y_2 & y_1 & y_0 \\
 \hline
 y_{n-1}' & y_{n-2}' & \dots & y_2' & y_1' & y_0' & 
 \end{array}
 \end{array}
 \begin{array}{l}
 \Leftrightarrow (2^n - 1) \\
 \Leftrightarrow Y \\
 \Leftrightarrow {}^1Y \text{ (1's complement of } Y)
 \end{array}
 \end{array}$$

${}^2Y$ , the 2's complement of  $Y$ , is defined as

$${}^2Y = {}^1Y + 1$$

Thus the 2's complement of  $Y$  can also be obtained by subtracting  $Y$  from  $2^n$  because

$${}^2Y = {}^1Y + 1 = (2^n - 1) - Y + 1 = 2^n - Y$$

Subtraction of two n-bit signed numbers:  $A - B$

$$A - B = A + (-B) \longrightarrow A + {}^2B = A + (2^n - B) = (A - B) + 2^n$$

Decimal :  $5 - 2 = 5 + (-2) = +3$

Binary :  $0101 - 0010 = 0101 + (-0010)$

1101	0101
+ 1	+ 1110
1110	1 0011

$$\begin{array}{l} \downarrow \text{conversion to 2's complement} \\ 0101 + 1110 = 1\ 0011 \\ \downarrow \text{discard of extra bit} \\ 0011 \end{array}$$

Decimal :  $2 - 5 = 2 + (-5) = -3$

Binary :  $0010 - 0101 = 0010 + (-0101)$

1010	0010
+ 1	+ 1011
1011	1101

$$\begin{array}{l} \downarrow \text{conversion to 2's complement} \\ 0010 + 1011 = 0\ 1101 \\ \downarrow \text{discard of extra bit} \\ 1101 \end{array}$$

The result is a negative number. The 2's complement of this number is 0011.

Decimal :

$$5 + 4 = +9$$

Binary :

$$0101 + 0100 = 1001$$



Positive

Positive

Negative

0101
+ 1110
<hr/>
1001

Decimal :

$$-5 - 6 = -5 + (-6) = -11$$

Binary :

$$-(0101) + (-0110)$$

$$(1011) + (1010) = 1(0101)$$



Negative

Negative

Positive

1011
+ 1010
<hr/>
10101

---

## Addition and Subtraction Methods for 2's Complement Signed Number Conversion

The conversions for **positive signed numbers** between decimal and binary are no difference from what have been done in Chapter 2.

---

The conversions for  
**negative** signed numbers  
between decimal and .

	$a_{n-1}$	$a_{n-2}$	$a_{n-3}$	.....	$a_3$	$a_2$	$a_1$	$a_0$
Weight	$-2^{n-1}$	$2^{n-2}$	$2^{n-3}$	.....	$2^3$	$2^2$	$2^1$	$2^0$
	$-2^{n-1}$	$2^{n-2}$	$2^{n-3}$	.....	8	4	2	1

Note: The weight of signed bit is **negative**.

8-bit negative signed number 10011010

Binary number	1	0	0	1	1	0	1	0
---------------	---	---	---	---	---	---	---	---

Weight	-128	+64	+32	+16	+8	+4	+2	+1
--------	------	-----	-----	-----	----	----	----	----

(Add weights of all 1-bits)

Decimal number	-128			+16	+8		+2	= -102
----------------	------	--	--	-----	----	--	----	--------

Convert  $-79$  to a 2's complement 8-bit signed number using the subtraction method

Weight		decimal number N
$-2^7 = -128$	$\begin{array}{r} -79 \\ - (-128) \\ \hline 49 \end{array}$	difference
$2^5 = 32$	$\begin{array}{r} 49 \\ - 32 \\ \hline 17 \end{array}$	difference
$2^4 = 16$	$\begin{array}{r} 17 \\ - 16 \\ \hline 1 \end{array}$	difference
$2^0 = 1$	$\begin{array}{r} 1 \\ - 1 \\ \hline 0 \end{array}$	difference (stop)

$$a_7 = a_5 = a_4 = a_0 = 1, a_6 = a_3 = a_2 = a_1 = 0$$

$$(-79)_{10} = (a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0)_2 = (10110001)_2$$




Figure 11.4 A serial adder.

Table 11.2 Contents of the serial adder.

Clock cycle	$R_1$	$R_2$	$x_i$	$y_i$	$z_i (Q)$	Sum	Carry (D)
0	$a_3 a_2 a_1 a_0$	$b_3 b_2 b_1 b_0$	$a_0$	$b_0$	$c_0$	$S_0$	$c_1$
1	$S_0 a_3 a_2 a_1$	$b_0 b_3 b_2 b_1$	$a_1$	$b_1$	$c_1$	$S_1$	$c_2$
2	$S_1 S_0 a_3 a_2$	$b_1 b_0 b_3 b_2$	$a_2$	$b_2$	$c_2$	$S_2$	$c_3$
3	$S_2 S_1 S_0 a_3$	$b_2 b_1 b_0 b_3$	$a_3$	$b_3$	$c_3$	$S_3$	$c_4$
4	$S_3 S_2 S_1 S_0$	$b_3 b_2 b_1 b_0$	$S_0$	$b_0$	$c_4$	N/A	N/A






Figure 11.4 A serial adder.

OPCODE = 0  
Addition

$$\begin{array}{r}
 \phantom{+} \phantom{a_3} \phantom{a_2} \phantom{a_1} \phantom{a_0} 0 \\
 a_3 \ a_2 \ a_1 \ a_0 \\
 + \ b_3 \ b_2 \ b_1 \ b_0 \\
 \hline
 A + B
 \end{array}$$

OPCODE = 1  
Subtraction

$$\begin{array}{r}
 \phantom{+} \phantom{a_3} \phantom{a_2} \phantom{a_1} \phantom{a_0} 1 \\
 a_3 \ a_2 \ a_1 \ a_0 \\
 + \ b_3' \ b_2' \ b_1' \ b_0' \\
 \hline
 A - B
 \end{array}$$

## 11.4 Algorithmic State Machine (ASM) Chart





Figure 11.6 Basic elements of ASM charts. (a) State box. (b) Decision box. (c) Conditional output box.



(a)

State name	State code $Q_1Q_0$
$S_0$	0 0
$S_1$	0 1
$S_2$	1 1

(b)





Figure 11.7 Conversion of a Moore state diagram to ASM chart. (a) State diagram. (b) State assignment. (c) ASM chart.



State name	State code
	Q
S <sub>0</sub>	0
S <sub>1</sub>	1

(b)




Figure 11.8 Conversion of a Mealy state diagram to ASM chart. (a) State diagram. (b) State assignment. (c) ASM chart.




Figure 11.4 A serial adder.

$$y = \text{OPCODE} \oplus b_i$$





Figure 11.9 Data path for a simple arithmetic processor.

Figure 11.10 ASM chart for the arithmetic processor.



## Ring Counter

Table 10.2 State assignment table for a 4-state ring counter

State	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
T <sub>0</sub>	1	0	0	0
T <sub>1</sub>	0	1	0	0
T <sub>2</sub>	0	0	1	0
T <sub>3</sub>	0	0	0	1




Figure 10.6 State diagram for a 4-state ring counter.




Figure 10.6 State diagram for a 4-state ring counter.






Figure 10.7 Circuit diagram for a 4-bit ring counter.



Figure 11.10 ASM chart for the arithmetic processor.



## Design of State Generator

Table 11.3 State assignment.

State	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>
T <sub>0</sub>	1	0	0	0	0	0
T <sub>1</sub>	0	1	0	0	0	0
T <sub>2</sub>	0	0	1	0	0	0
T <sub>3</sub>	0	0	0	1	0	0
T <sub>4</sub>	0	0	0	0	1	0
T <sub>5</sub>	0	0	0	0	0	1

Table 11.4 State table for state generator.

Present state	START	Next state
T <sub>0</sub>	0	T <sub>0</sub>
T <sub>0</sub>	1	T <sub>1</sub>
T <sub>1</sub>	d	T <sub>2</sub>
T <sub>2</sub>	d	T <sub>3</sub>
T <sub>3</sub>	d	T <sub>4</sub>
T <sub>4</sub>	d	T <sub>5</sub>
T <sub>5</sub>	d	T <sub>0</sub>




Figure 11.11 State diagram for state generator.

$$Q_0^+ = Q_0 \cdot \text{START}' + Q_5$$

$$Q_1^+ = Q_0 \cdot \text{START}$$

$$Q_2^+ = Q_1$$

$$Q_3^+ = Q_2$$

$$Q_4^+ = Q_3$$

$$Q_5^+ = Q_4$$

$$\begin{aligned}
 D_0 = Q_0^+ &= Q_0 \cdot \text{START}' + Q_5 \\
 D_1 = Q_1^+ &= Q_0 \cdot \text{START} \\
 D_2 = Q_2^+ &= Q_1 \\
 D_3 = Q_3^+ &= Q_2 \\
 D_4 = Q_4^+ &= Q_3 \\
 D_5 = Q_5^+ &= Q_4
 \end{aligned}$$




Figure 11.12 State generator.

Figure 11.10 ASM chart for the arithmetic processor.





Table 10.1 Function table for a 4-bit universal shift register.

Function	$S_1 S_0$	Contents			
		Bit position			
		3	2	1	0
Hold	0 0	$Q_3$	$Q_2$	$Q_1$	$Q_0$
Shift right	0 1	$SR_{in}$	$Q_3$	$Q_2$	$Q_1$
Shift left	1 0	$Q_2$	$Q_1$	$Q_0$	$SL_{in}$
Parallel load	1 1	$a_3$	$a_2$	$a_1$	$a_0$

Figure 10.3 Design of a 4-bit universal shift register.



## Design of Control Circuit





Figure 11.13 Block diagram for control circuit.

Table 11.5 Conversion of asserted signals to selection signals for shift register.

Asserted signal	$(s_1s_0)_{R1}$	$(s_1s_0)_{R2}$
Hold1	0 0	N/A
Hold2	N/A	0 0
Load1	1 1	N/A
Load2	N/A	1 1
Shift	0 1	0 1






Table 11.6 Truth table for the control circuit.

State	START	$(s_1s_0)_{R1}$	$(s_1s_0)_{R2}$	$C_2$	$C_1$	$c_0$
$T_0$	0	0 0	0 0	0	1	d
$T_0$	1	1 1	d d	d	d	d







Table 11.6 Truth table for the control circuit.

State	START	$(s_1s_0)_{R1}$	$(s_1s_0)_{R2}$	$C_2$	$C_1$	$c_0$
$T_0$	0	0 0	0 0	0	1	d
$T_0$	1	1 1	d d	d	d	d
$T_1$	d	0 0	1 1	1	0	OPCODE





Table 11.6 Truth table for the control circuit.

State	START	$(s_1s_0)_{R1}$	$(s_1s_0)_{R2}$	$C_2$	$C_1$	$c_0$
$T_0$	0	0 0	0 0	0	1	d
$T_0$	1	1 1	d d	d	d	d
$T_1$	d	0 0	1 1	1	0	OPCODE
$T_2$	d	0 1	0 1	1	1	d
$T_3$	d	0 1	0 1	1	1	d
$T_4$	d	0 1	0 1	1	1	d
$T_5$	d	0 1	0 1	1	1	d

Table 11.6 Truth table for the control circuit.

State	START	$(s_1s_0)_{R1}$	$(s_1s_0)_{R2}$	$C_2$	$C_1$	$c_0$
$T_0$	0	0 0	0 0	0	1	d
$T_0$	1	1 1	d d	d	d	d
$T_1$	d	0 0	1 1	1	0	OPCODE
$T_2$	d	0 1	0 1	1	1	d
$T_3$	d	0 1	0 1	1	1	d
$T_4$	d	0 1	0 1	1	1	d
$T_5$	d	0 1	0 1	1	1	d

$$(s_1)_{R1} = T_0 \bullet \text{START}$$

$$(s_0)_{R1} = T_0 \bullet \text{START} + T_2 + T_3 + T_4 + T_5$$

$$(s_1)_{R2} = T_1$$

$$(s_0)_{R2} = T_1 + T_2 + T_3 + T_4 + T_5$$

$$C_2 = T_1 + T_2 + T_3 + T_4 + T_5$$

$$C_1 = T_0 + T_2 + T_3 + T_4 + T_5$$

$$c_0 = \text{OPCODE}$$

Table 11.7 Truth table for  $s_0'$ ,  $C_2'$ , and  $C_1'$

State	START	$(s_0')_{R1}$	$(s_0')_{R2}$	$C_2'$	$C_1'$
$T_0$	0	1	1	1	0
$T_0$	1	0	d	d	d
$T_1$	d	1	0	0	1
$T_2$	d	0	0	0	0
$T_3$	d	0	0	0	0
$T_4$	d	0	0	0	0
$T_5$	d	0	0	0	0

From Table 11.7,

$$(s_1)_{R1} = T_0 \bullet \text{START}$$

$$(s_0)_{R1} = T_0 \bullet \text{START} + T_2 + T_3 + T_4 + T_5$$

$$(s_1)_{R2} = T_1$$

$$(s_0)_{R2} = C_2 = T_1 + T_2 + T_3 + T_4 + T_5$$

$$C_1 = T_0 + T_2 + T_3 + T_4 + T_5$$

$$c_0 = \text{OPCODE}$$

$$(s_0')_{R1} = T_0 \bullet \text{START}' + T_1$$

$$(s_0')_{R2} = C_2' = T_0$$

$$C_1' = T_1$$

---


$$(s_0)_{R1} = (T_0 \bullet \text{START}' + T_1)'$$

$$(s_0)_{R2} = C_2 = T_0'$$

$$C_1 = T_1'$$

## 11.6 Revisit of Arithmetic Processor





Figure 11.14 A processor for eight arithmetic functions.

Figure 11.15 ASM chart for the arithmetic processor in Figure 11.14.






Table 11.8 Arithmetic functions for the processor in Figure 11.14.

$OP_2$ $OP_1$ $OP_0$	$x_3x_2x_1x_0 + y_3y_2y_1y_0 + c_0$	Arithmetic function
0 0 0	$a_3a_2a_1a_0 + b_3b_2b_1b_0 + 0$	$A + B$
0 0 1	$a_3a_2a_1a_0 + b_3b_2b_1b_0 + 1$	$A + B + 1$
0 1 0	$a_3a_2a_1a_0 + b_3'b_2'b_1'b_0' + 0$	$A - B - 1$
0 1 1	$a_3a_2a_1a_0 + b_3'b_2'b_1'b_0' + 1$	$A - B$
1 0 0	$a_3a_2a_1a_0 + a_3a_2a_1a_0 + 0$	$2A$
1 0 1	$a_3a_2a_1a_0 + a_3a_2a_1a_0 + 1$	$2A + 1$
1 1 0	$a_3a_2a_1a_0 + 1111 + 0$	$A - 1$
1 1 1	$a_3a_2a_1a_0 + 1111 + 1$	$A$

## Experiment 5 Arithmetic Processor

### 1. Sequence assignment

Op <sub>2</sub> Op <sub>1</sub>	Arithmetic Function
0 0	
0 1	
1 0	
1 1	

### 2. Processor Design

Construct the truth table for the input processor. (Use  $a_i$ ,  $b_i$ , 0, 1)

Op <sub>2</sub> Op <sub>1</sub>	$x_i$	$y_i$	$c_0$
00			
01			
10			
11			



## Experiment 5 Arithmetic Processor

### 1. Sequence assignment

$Op_2 Op_1$	Arithmetic Function
0 0	$2B + 1$
0 1	$A - B$
1 0	$A + B$
1 1	$A - 1$

### 2. Processor Design

Construct the truth table for the input processor. (Use  $a_i, b_i, 0, 1$ )


$Op_2 Op_1$	$x_i$	$y_i$	$c_0$
00	$b_i$	$b_i$	1
01	$a_i$	$b_i'$	1
10	$a_i$	$b_i$	0
11	$a_i$	1	0

## 2. Processor Design

Construct the truth table for the input processor. (Use  $a_i, b_i, 0, 1$ )

$Op_2 Op_1$	$x_i$	$y_i$	$c_0$
00	$b_i$	$b_i$	1
01	$a_i$	$b_i'$	1
10	$a_i$	$b_i$	0
11	$a_i$	1	0

Label the data inputs of the two 4-to-1 multiplexers given below for the realization of  $x_i, y_i$ .



Express the initial carry  $c_0$  as a function of  $Op_2$  and  $Op_1$ .

$$c_0 =$$

## 2. Processor Design


Construct the truth table for the input processor. (Use  $a_i, b_i, 0, 1$ )

$Op_2 Op_1$	$x_i$	$y_i$	$c_0$
00	$b_i$	$b_i$	1
01	$a_i$	$b_i'$	1
10	$a_i$	$b_i$	0
11	$a_i$	1	0

Label the data inputs of the two 4-to-1 multiplexers given below for the realization of  $x_i, y_i$ .

Use the following signal names for input processor  
1QD for  $a_i$ , 2QD for  $b_i$ ,  
 $Op_2, Op_1, x_i, y_i, z_i$

Use the following signal names for control signals  
1s1, 1s0, 2s1, 2s0,  $c_0, C_2, C_1$



Express the initial carry  $c_0$  as a function of  $Op_2$  and  $Op_1$ .

$$c_0 = Op_2'$$

Construct the truth table for the control circuit.

State	START	$(s_1)_{R1}$	$(s_0)_{R1}$	$(s_1)_{R2}$	$(s_0)_{R2}$	$C_2$	$C_1$
$T_0$	0						
$T_0$	1						
$T_1$	d						
$T_2$	d						
$T_3$	d						
$T_4$	d						
$T_5$	d						

$(s_1)_{R1} =$

$(s_0)_{R1} =$

$(s_1)_{R2} =$

$(s_0)_{R2} =$

$C_2 =$

$C_1 =$






Figure 11.9











Note the difference in the data inputs of the two multiplexers.

Lab 5 schematic diagram







16.265 Logic Design  
 Experiment 5: Arithmetic Processor  
 Name:  
 Student Logic Number:  
 Function Set Number:




Use the following signal names for input processor  
 1QD for ai, 2QD for bi,  
 Op2, Op1, xi, yi, zi

Use the following signal names for control signals  
 1s1, 1s0, 2s1, 2s0, c0, C2, C1



IC#6



Use the following signal names for input processor  
1QD for ai, 2QD for bi,  
Op2, Op1, xi, yi, zi

Use the following signal names for control signals  
1s1, 1s0, 2s1, 2s0, c0, C2, C1

