


## VNL5090N3-E, VNL5090S5-E

# OMNIFET III fully protected low side driver for automotive applications

Datasheet - production data



#### **Features**

Туре	V <sub>clamp</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
VNL5090N3-E	41 V	90 mΩ	13 A
VNL5090S5-E	7 1 V	30 11122	13 A

AEC-Q100 qualified



- Drain current: 13 A
- · ESD protection
- Overvoltage clamp
- Thermal shutdown
- Current and power limitation
- · Very low standby current
- · Very low electromagnetic susceptibility
- Compliant with European directive 2002/95/EC
- Open drain status output (VNL5090S5-E only)
- Specially intended for 2 x R10W or 4 x R5W automotive signal lamps

### **Description**

The VNL5090N3-E and VNL5090S5-E are monolithic devices made using STMicroelectronics® VIPower® technology, intended for driving resistive or inductive loads with one side connected to the battery. Built-in thermal shutdown protects the chip from overtemperature and short-circuit.

Output current limitation protects the devices in an overload condition. In case of long duration overload, the device limits the dissipated power to a safe level up to thermal shutdown intervention. Thermal shutdown, with automatic restart, allows the devices to recover normal operation as soon as a fault condition disappears. Fast demagnetization of inductive loads is achieved at turn-off.

**Table 1. Devices summary** 

Package	Order	codes	
rackaye	Tube	Tape and reel	
SOT-223	VNL5090N3-E	VNL5090N3TR-E	
SO-8	VNL5090S5-E VNL5090S5TR-E		

## **Contents**

1	Bloc	ck diagrams and pins configurations	. 5
2	Elec	trical specifications	. 8
	2.1	Absolute maximum ratings	8
	2.2	Thermal data	8
	2.3	Electrical characteristics	9
3	Арр	lication information	. 13
	3.1	MCU I/O protection	. 14
4	Pacl	kage and PC board thermal data	. 16
	4.1	SOT-223 thermal data	. 16
	4.2	SO-8 thermal data	. 19
5	Pacl	kage and packing information	. 22
	5.1	SOT-223 mechanical data	. 22
	5.2	SO-8 mechanical data	. 23
	5.3	SOT-223 packing information	. 25
	5.4	SO-8 packing information	. 26
6	Revi	ision history	27



## List of tables

Table 1.	Devices summary	1
Table 2.	Pin function	
Table 3.	Suggested connections for unused and N.C. pins	. 7
Table 4.	Absolute maximum ratings	
Table 5.	Thermal data	. 8
Table 6.	PowerMOS section	. 9
Table 7.	Source drain diode	. 9
Table 8.	Input section (VNL5090N3-E only)	. 9
Table 9.	Status pin (VNL5090S5-E only)	. 9
Table 10.	Logic input (VNL5090S5-E only)	10
Table 11.	Openload detection (VNL5090S5-E only)	. 10
Table 12.	Supply section (VNL5090S5-E only)	. 10
Table 13.	Switching characteristics	. 11
Table 14.	Protection and diagnostics	. 11
Table 15.	Truth table (VNL5090S5-E only)	12
Table 16.	SOT-223 thermal parameters	. 18
Table 17.	SO-8 thermal parameters	21
Table 18.	SOT-223 mechanical data	23
Table 19.	SO-8 mechanical data	24
Table 20.	Document revision history	27



## List of figures

Figure 1.	VNL5090N3-E block diagram	
Figure 2.	VNL5090S5-E block diagram	5
Figure 3.	VNL5090N3-E current and voltage conventions	6
Figure 4.	VNL5090S5-E current and voltage conventions	6
Figure 5.	Configuration diagrams (top view)	
Figure 6.	Switching characteristics	12
Figure 7.	VNL5090N3-E application schematic	13
Figure 8.	VNL5090S5-E application schematic	
Figure 9.	Maximum demagnetization energy (V <sub>CC</sub> = 16 V)	15
Figure 10.	SOT-223 PC board	16
Figure 11.	SOT-223 Rthj-amb vs PCB copper area in open box free air condition	16
Figure 12.	SOT-223 thermal impedance junction ambient single pulse	17
Figure 13.	Thermal fitting model of a LSD in SOT-223	17
Figure 14.	SO-8 PC board	19
Figure 15.	SO-8 Rthj-amb vs PCB copper area in open box free air condition	19
Figure 16.	SO-8 thermal impedance junction ambient single pulse	20
Figure 17.	Thermal fitting model of a LSD in SO-8	20
Figure 18.	SOT-223 package dimensions	22
Figure 19.	SO-8 package dimensions	
Figure 20.	SOT-223 tape and reel shipment (suffix "TR")	25
Figure 21.	SO-8 tube shipment (no suffix)	
Figure 22	SO-8 tape and reel shipment (suffix "TR")	26




## Block diagrams and pins configurations

DRAIN **LOGIC** Control & Diagnostic Current Power Limitation Clamp INPUT DRIVER OVERTEMPERATURE PROTECTION OVERLOAD PROTECTION (ACTIVE POWER LIMITATION) GAPGCFT00630

Figure 1. VNL5090N3-E block diagram





**Table 2. Pin function** 

Name	Function
INPUT	Voltage controlled input pin with hysteresis, CMOS compatible; It controls output switch state <sup>(1)</sup>
DRAIN	PowerMOS drain
SOURCE	PowerMOS source and ground reference for the control section
SUPPLY VOLTAGE	Supply voltage connected to the signal part (5 V)
STATUS	Open drain digital diagnostic pin <sup>(2)</sup>

- 1. Internally connected to  $V_{\text{supply}}$  in the VNL5090N3-E
- 2. Valid for VNL5090S5-E only.

Figure 3. VNL5090N3-E current and voltage conventions





Figure 4. VNL5090S5-E current and voltage conventions



577

Figure 5. Configuration diagrams (top view)




Table 3. Suggested connections for unused and N.C. pins

Connection / pin	Status	N.C.	Input
Floating	X <sup>(1)</sup>	Х	X
To ground	Not allowed	Х	Through 10 kΩ resistor

1. X: do not care.



DS8791 Rev 8 7/28

## 2 Electrical specifications

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the *Table 4* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Symbol	Parameter	Va	Unit	
Symbol	Parameter	SOT-223	SO-8	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>IN</sub> = 0 V)	Internally	clamped	V
I <sub>D</sub>	DC drain current	Internall	y limited	Α
-I <sub>D</sub>	Reverse DC drain current	12	2.5	Α
I <sub>S</sub>	DC supply current	_	-1 to 10	mA
I <sub>IN</sub>	DC input current	-1 to 10		mA
I <sub>STAT</sub>	DC status current	_	-1 to 10	mA
V <sub>ESD1</sub>	Electrostatic discharge (R = 1.5 k $\Omega$ ; C = 100 pF) - DRAIN - SUPPLY, INPUT, STATUS	5000 4000		V
V <sub>ESD2</sub>	Electrostatic discharge on output pin only (R = 330 $\Omega$ , C = 150 pF)	2000		V
Tj	Junction operating temperature	-40 to 150		°C
T <sub>stg</sub>	Storage temperature	-55 to 150		°C
E <sub>AS</sub>	Single pulse avalanche energy (L = 1.1 mH, $T_j$ = 150°C, $R_L$ = 0, $I_{OUT}$ = $I_{limL}$ )	50		mJ

#### 2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Maximu	Unit	
Symbol	raiailletei	SOT-223	SO-8	Oilit
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	147 <sup>(1)</sup>	102	°C/W

<sup>1.</sup> When mounted on a standard single-sided FR4 board with 0.5  ${\rm cm}^2$  of Cu (at least 35  $\mu {\rm m}$  thick) connected to all DRAIN pins

#### 2.3 Electrical characteristics

Values specified in this section are for  $V_{supply} = V_{IN} = 4.5 \text{ V}$  to 5.5 V, -40°C <  $T_j$  < 150°C, unless otherwise stated.

Table 6. PowerMOS section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>supply</sub>	Operating supply voltage		3.5	5	5.5	V
		$I_D = 1.6 \text{ A}; T_j = 25^{\circ}\text{C}; V_{\text{supply}} = V_{\text{IN}} = 5 \text{ V}$			90	
R <sub>ON</sub>	ON-state resistance	$I_D = 1.6 \text{ A}; T_j = 150^{\circ}\text{C}; V_{\text{supply}} = V_{\text{IN}} = 5 \text{ V}$			180	mΩ
		$I_D = 1.6 \text{ A}; T_j = 150^{\circ}\text{C};$ $V_{\text{supply}} = V_{\text{IN}} = 4.5 \text{ V}^{(1)}$			190	
V <sub>CLAMP</sub>	Drain-source clamp voltage	V <sub>IN</sub> = 0 V; I <sub>D</sub> = 1.6 A	41	46	52	V
V <sub>CLTH</sub>	Drain-source clamp threshold voltage	V <sub>IN</sub> = 0 V; I <sub>D</sub> = 2 mA	36			V
I <sub>DSS</sub>	OFF-state output current	$V_{IN} = 0 \text{ V; } V_{DS} = 13 \text{ V;}$ $T_j = 25^{\circ}\text{C}$	0		3	
		$V_{IN} = 0 \text{ V; } V_{DS} = 13 \text{ V;}$ $T_j = 125^{\circ}\text{C}$	0		5	μΑ

<sup>1.</sup> Valid only for VNL5090N3-E.

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub>	Forward on voltage	I <sub>D</sub> = 1.6 A; V <sub>IN</sub> = 0 V	_	8.0		V

Table 8. Input section (VNL5090N3-E only)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>ISS</sub>	Supply current from input pin	ON-state: $V_{supply} = V_{IN} = 5 \text{ V};$ $V_{DS} = 0 \text{ V}$		30	65	μΑ
V <sub>ICL</sub>	Input clamp voltage	I <sub>S</sub> = 1 mA	5.5		7	V
	input clamp voltage	I <sub>S</sub> = -1 mA		-0.7		V
V <sub>INTH</sub>	Input threshold voltage	$V_{DS} = V_{IN}$ ; $I_D = 1 \text{ mA}$	1		3.5	V

Table 9. Status pin (VNL5090S5-E only)

		T				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>STAT</sub>	Status low output voltage	I <sub>STAT</sub> = 1 mA			0.5	V
I <sub>LSTAT</sub>	Status leakage current	Normal operation, V <sub>STAT</sub> = 5 V			10	μΑ



DS8791 Rev 8 9/28

Table 9. Status pin (VNL5090S5-E only) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>STAT</sub>	Status pin input capacitance	Normal operation, V <sub>STAT</sub> = 5 V			100	pF
V	Status clamp voltage	I <sub>STAT</sub> = 1 mA	5.5		7	V
V <sub>STCL</sub> Status clamp voltage	I <sub>STAT</sub> = -1 mA		-0.7		V	

#### Table 10. Logic input (VNL5090S5-E only)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Low-level input voltage				0.9	V
I <sub>IL</sub>	Low-level input current	V <sub>IN</sub> = 0.9 V	1			μA
V <sub>IH</sub>	High-level input voltage		2.1			٧
I <sub>IH</sub>	High-level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>I(hyst)</sub>	Input hysteresis voltage		0.13			٧
V	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.5		7	V
V <sub>ICL</sub>	Input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V

### Table 11. Openload detection (VNL5090S5-E only)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>OI</sub>	Openload OFF-state voltage detection threshold	V <sub>IN</sub> = 0 V	0.6	1.2	1.7	V
t <sub>d(oloff)</sub>	Delay between INPUT falling edge and STATUS falling edge in openload condition	I <sub>OUT</sub> = 0 A	45	425	1100	μs

### Table 12. Supply section (VNL5090S5-E only)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>S</sub>	Supply current	OFF-state; $T_j = 25^{\circ}C$ ; $V_{IN} = V_{DRAIN} = 0 V$ ;		10	25	μA
		ON-state; $V_{IN} = 5 \text{ V}$ ; $V_{DS} = 0 \text{ V}$		25	65	
V	Supply clamp voltage	I <sub>SCL</sub> = 1 mA	5.5		7	V
V SCL	V <sub>SCL</sub> Supply clamp voltage	I <sub>SCL</sub> = -1 mA		-0.7		V



SOT-223<sup>(1)</sup> **SO-8 Symbol Parameter Test conditions** Unit Min. Тур. Max Min. Max. Тур.  $R_L = 8.2 \Omega,$  $V_{CC} = 13 V^{(2)}$ Turn-on delay 8 8 μs  $t_{d(ON)}$ time  $R_L = 8.2 \Omega,$  $V_{CC} = 13 V^{(2)}$ Turn-off delay 3.4 18 μs t<sub>d(OFF)</sub> time  $R_L = 8.2 \Omega,$  $V_{CC} = 13 V^{(2)}$ Rise time 10 10  $t_r$ μs  $R_L = 8.2 \Omega,$  $V_{CC} = 13 V^{(2)}$ Fall time 2.7 10  $t_f$ μs Switching energy  $R_L = 8.2 \Omega$ ,  $\mathsf{W}_{\mathsf{ON}}$ 57  $V_{CC} = 13 V^{(2)}$ 57 μJ losses at turn-on  $R_L = 8.2 \Omega,$  $V_{CC} = 13 V^{(2)}$ Switching energy 14  $W_{\mathsf{OFF}}$ 55 μJ losses at turn-off

**Table 13. Switching characteristics** 

Note: See Figure 7: VNL5090N3-E application schematic and Figure 8: VNL5090S5-E application schematic

Table 14. Protection and diagnostics

Symbol	Parameter	Test conditions <sup>(1)</sup>	Min.	Тур.	Max.	Unit
I <sub>limH</sub>	DC short-circuit current	$V_{DS} = 13 \text{ V};$ $V_{\text{supply}} = V_{\text{IN}} = 5 \text{ V}$	13	18	25	Α
I <sub>limL</sub>	Short-circuit current during thermal cycling	$V_{DS}$ = 13 V; $T_R < T_j < T_{TSD}$ ; $V_{supply}$ = $V_{IN}$ = 5 V		8		Α
t <sub>dlimL</sub>	Step response current limit	V <sub>DS</sub> = 13 V; V <sub>input</sub> = 5 V		44		μs
T <sub>TSD</sub>	Shutdown temperature		150	175	200	°C
T <sub>R</sub> <sup>(2)</sup>	Reset temperature		T <sub>RS</sub> + 1	T <sub>RS</sub> + 5		°C
T <sub>RS</sub> <sup>(2)</sup>	Thermal reset of STATUS		135			°C
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> - T <sub>R</sub> )			7		°C

<sup>1.</sup>  $V_{\text{supply}} = V_{\text{input}}$  in VNL5090N3-E version.

<sup>1.</sup>  $3.5 \text{ V} \leq \text{V}_{\text{supply}} = \text{V}_{\text{IN}} \leq 5.5 \text{ V}$ 


<sup>2.</sup> See Figure 6: Switching characteristics

<sup>2.</sup> Valid for VNL5090S5-E option.

Table 15. Truth table (VNL5090S5-E only)

Conditions	INPUT	DRAIN	STATUS
Normal operation	L	H	Н
	H	L	Н
Current limitation	L	H	H
	H	X	H
Overtemperature	L	H	H
	H	H	L
Undervoltage	L	H	X
	H	H	X
Output voltage < V <sub>OL</sub>	L	L	L
	H	L	H

Figure 6. Switching characteristics



## 3 Application information

Tigure 7. Vice

RL


DRAIN


DRAIN

SOURCE

GAPG1311131213CFT

Figure 7. VNL5090N3-E application schematic





## 3.1 MCU I/O protection

ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the microcontroller I/O pins from latching up<sup>(a)</sup>. The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the LSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os:

#### **Equation 1**

$$\frac{0.7}{I_{latchup}} \le R_{prot} \le \frac{(V_{OH\mu C} - V_{IH})}{I_{IH max}}$$

Let:

- I<sub>latchup</sub> ≥ 20 mA
- V<sub>OHuC</sub> ≥ 4.5 V
- $35 \Omega \le R_{prot} \le 100 K\Omega$

Then, the recommended value is  $R_{prot}$  = 1  $K\Omega$ 

Figure 9 shows the turn-off current drawn during the demagnetization.

5

a. In case of negative transient on the drain pin.

VNL5090 - Maximum turn off current versus inductance 100 10 (A) 1 VNL5090 - Single Pulse Repetitive pulse Tjstart=100°C Repetitive pulse Tjstart=125°C 0.1 0.1 10 100 1000 1 L (mH) VNL5090 - Maximum turn off Energy versus Tdemag 1000 VNL5090 - Single Pulse Repetitive pulse Tjstart=100°C Repetitive pulse Tjstart=125°C 100 E [mJ] 10 0.01 0.1 10 100 Tdemag [ms] GAPGCFT00529


Figure 9. Maximum demagnetization energy ( $V_{CC} = 16 \text{ V}$ )



#### Package and PC board thermal data 4


#### 4.1 SOT-223 thermal data


Figure 10. SOT-223 PC board



Note:

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area = 30 mm x 58 mm, PCB thickness = 2 mm, Cu thickness = 35 μm, copper areas: from minimum pad lay-out to  $0.8 \text{ cm}^2$ ).








Figure 12. SOT-223 thermal impedance junction ambient single pulse

Equation 2: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where  $\delta = t_P/T$ 




Figure 13. Thermal fitting model of a LSD in SOT-223

Note:

The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.




Table 16. SOT-223 thermal parameters

Area/island (cm <sup>2</sup> )	Footprint	2
R1 (°C/W)	0.8	
R2 (°C/W)	1	
R3 (°C/W)	4.5	
R4 (°C/W)	24	
R5 (°C/W)	0.1	
R6 (°C/W)	115	45
C1 (W.s/°C)	0.00004	
C2 (W.s/°C)	0.0003	
C3 (W.s/°C)	0.03	
C4 (W.s/°C)	0.16	
C5 (W.s/°C)	1000	
C6 (W.s/°C)	0.4	2

#### 4.2 **SO-8 thermal data**


Figure 14. SO-8 PC board



Note:

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area = 58 mm x 58 mm, PCB thickness = 2 mm, Cu thickness = 35 μm (front and back side), Copper areas: from minimum pad lay-out to  $2 \text{ cm}^2$ ).

Figure 15. SO-8  $R_{thj\text{-}amb}$  vs PCB copper area in open box free air condition RTHjamb






Figure 16. SO-8 thermal impedance junction ambient single pulse

**Equation 3: pulse calculation formula** 

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where  $\delta = t_P/T$ 




Figure 17. Thermal fitting model of a LSD in SO-8

Note:

The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 17. SO-8 thermal parameters

Area/island (cm <sup>2</sup> )	Footprint	2
R1 (°C/W)	0.8	
R2 (°C/W)	2.7	
R3 (°C/W)	3.5	
R4 (°C/W)	21	
R5 (°C/W)	16	
R6 (°C/W)	58	28
C1 (W.s/°C)	0.00005	
C2 (W.s/°C)	0.001	
C3 (W.s/°C)	0.0075	
C4 (W.s/°C)	0.045	
C5 (W.s/°C)	0.35	
C6 (W.s/°C)	1.05	2



## 5 Package and packing information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

### 5.1 SOT-223 mechanical data




Figure 18. SOT-223 package dimensions

mm. inch DIM. Min. Max. Min. Max. Тур. Тур. Α 1.8 0.071 В 0.6 0.7 0.85 0.024 0.027 0.033 2.9 3.15 0.114 0.118 0.124 В1 3 0.24 0.26 0.35 0.009 0.01 0.014 С D 6.3 6.5 6.7 0.248 0.256 0.264 2.3 0.09 е 4.6 e1 0.181 Ε 3.3 3.5 3.7 0.13 0.138 0.146 6.7 7.3 0.264 0.287 Н 0.276 ٧ 10 (max) 0.02 0.1 0.0008 0.004 Α1

Table 18. SOT-223 mechanical data

## 5.2 SO-8 mechanical data

Figure 19. SO-8 package dimensions

Table 19. SO-8 mechanical data

Comple at		Millimeters	
Symbol	Min.	Тур.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.28		0.48
С	0.17		0.23
D <sup>(1)</sup>	4.80	4.90	5.00
E	5.80	6.00	6.20
E1 <sup>(2)</sup>	3.80	3.90	4.00
е		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
k	0°		8°
ccc			0.10

Dimensions D does not include mold flash, protrusions or gate burrs. Mold flash, potrusions or gate burrs shall not exceed 0.15 mm in total (both side).

<sup>2.</sup> Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

## 5.3 SOT-223 packing information

The devices can be packed in tube or tape and reel shipments (see the *Table 1: Devices summary on page 1*).




Figure 20. SOT-223 tape and reel shipment (suffix "TR")



## 5.4 SO-8 packing information

Figure 21. SO-8 tube shipment (no suffix)





Figure 22. SO-8 tape and reel shipment (suffix "TR")





## 6 Revision history

Table 20. Document revision history

Date	Revision	Changes
15-Dec-2011	1	Initial release.
20-Jan-2012	2	Table 4: Absolute maximum ratings: I <sub>D</sub> : updated value
18-Apr-2012	3	Updated Features list
10-Aug-2012	4	Updated Table 13: Switching characteristics
18-Sep-2013	5	Updated disclaimer.
13-Nov-2013	6	Updated Features list  Table 8: Input section:  I <sub>ISS</sub> : updated maximum value  Table 12: Supply section (VNL5090S5-E only):  I <sub>IS</sub> : updated maximum value  Updated Figure 7: VNL5090N3-E application schematic and Figure 8: VNL5090S5-E application schematic  Updated Section 3.1: MCU I/O protection
01-Apr-2015	7	Updated Table 1: Devices summary
20-Nov-2018	8	Updated title and features in cover page. Removed note from table 8. Updated A (max) value in Reel dimensions table, present in Figure 20: SOT-223 tape and reel shipment (suffix "TR"). Minor text changes.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved