

**THÈSE POUR OBTENIR LE GRADE DE DOCTEUR
DE L'UNIVERSITÉ DE MONTPELLIER**

En Informatique

École doctorale : Information, Structures, Systèmes

Unité de recherche LIRMM

**Vérification d'une méthodologie pour la conception de systèmes
numériques critiques**

Présenté par Vincent IAMPIETRO

Le Date de la soutenance

**Sous la direction de David Delahaye
et David Andreu**

Devant le jury composé de

[Nom Prénom], [Titre], [Labo]	[Statut jury]
[Nom Prénom], [Titre], [Labo]	[Statut jury]
[Nom Prénom], [Titre], [Labo]	[Statut jury]



**UNIVERSITÉ
DE MONTPELLIER**

Acknowledgements

The acknowledgments and the people to thank go here, don't forget to include your project advisor...

Contents

Acknowledgements	iii
1 The HILECOP model-to-text transformation	1
1.1 Informal presentation of the HILECOP transformation	1
1.2 Expressing transformation functions	7
1.2.1 Building transformation functions	7
1.3 The transformation algorithm	12
1.3.1 The sitpn_to_hvhdl function	13
1.3.2 Primitive functions and sets	15
1.3.3 Generation of component instances and constant parts	17
1.3.4 Interconnection of the place and transition component instances	22
1.3.5 Generation of ports, the action and the function process	25
1.4 Coq implementation of the HILECOP model-to-text transformation	28
1.4.1 The generate_sitpn_infos function	31
1.4.2 The generate_architecture function	32
1.4.3 The generate_ports function	34
1.4.4 The generate_comp_insts and generate_design_and_binder functions .	35
1.5 Conclusion	36
A Semantic preservation proof	37
A.1 Initial States	39
A.1.1 Initial states and marking	40
A.1.2 Initial states and time counters	42
A.1.3 Initial states and reset orders	43
A.1.4 Initial states and condition values	45
A.1.5 Initial states and action executions	45
A.1.6 Initial states and function executions	45
A.1.7 Initial states and fired transitions	46
A.2 First Rising Edge	46
A.2.1 First rising edge and marking	48
A.2.2 First rising edge and time counters	48
A.2.3 First rising edge and reset orders	49
A.2.4 First rising edge and action executions	51
A.2.5 First rising edge and function executions	52
A.2.6 First rising edge and sensitization	53
A.2.7 First rising edge and condition combination	53

A.3	Rising Edge	53
A.3.1	Rising edge and Marking	54
A.3.2	Rising edge and condition combination	54
A.3.3	Rising edge and time counters	57
A.3.4	Rising edge and reset orders	58
A.3.5	Rising edge and action executions	65
A.3.6	Rising edge and function executions	66
A.3.7	Rising edge and sensitization	68
A.4	Falling Edge	72
A.4.1	Falling Edge and marking	72
A.4.2	Falling edge and time counters	78
A.4.3	Falling edge and condition values	84
A.4.4	Falling and action executions	84
A.4.5	Falling edge and function executions	87
A.4.6	Falling edge and firable transitions	87
A.4.7	Falling edge and fired transitions	99

List of Figures

1.1	Transformation of an input SITPN model into a top-level \mathcal{H} -VHDL design	2
1.2	Generation of the place and transition component instances	3
1.3	Generation of the interconnections between the place and transition component instances	4
1.4	Generation of the input and output ports, and of the action and the function process in the \mathcal{H} -VHDL top-level design	6
1.5	Translation from Java expressions to Java bytecode expressions	8
1.6	An example of correct connections between several TCIs and a PCI	24

List of Tables

A.1 Constants and signals reference for the \mathcal{H} -VHDL transition and place designs. 38

List of Abbreviations

SITPN	Synchronously executed Interpreted Time Petri Net with priorities
VHDL	Very high speed integrated circuit Hardware Description Language
CIS	Component Instantiation Statement
PCI	Place Component Instance
TCI	Transition Component Instance
GPL	Generic Programming Language
HDL	Hardware Description Language
LRM	Language Reference Manual
DSL	Domain Specific Language
MDE	Model-Driven Engineering

For/Dedicated to/To my...

Chapter 1

The HILECOP model-to-text transformation

The aim of this chapter is to present the details of the HILECOP model-to-text transformation that we propose to verify as semantic preserving. The chapter is structured as follows. First, we make an overall description of the HILECOP transformation. Then, we present, in Section 1.2, a literature review of the works pertaining to transformation functions in the context of formal verification. The literature review focuses on the expression of transformation functions and on their implementation. In Section 1.3, we thoroughly present the HILECOP transformation function in the form of a pseudo-code algorithm. Finally, in Section 1.4, we describe the Coq implementation of the algorithm. Note that, in the following chapter, we refer to the generic constant, internal signal and port identifiers defined in the place and transition designs through their abbreviated names (see Table A.1).

1.1 Informal presentation of the HILECOP transformation

This section outlines the main phases of the HILECOP transformation function. The goal is to give to the reader the means to appreciate the differences and the similarities between the HILECOP transformation and the other transformations presented in the literature review of Section 1.2. Then, Section 1.3 will enter the details of the transformation by presenting the transformation algorithm.

The HILECOP model-to-text transformation function takes an SITPN model as input; then, it generates a top-level \mathcal{H} -VHDL design out of the input model. We will illustrate the HILECOP model-to-text transformation on the input SITPN model presented in Figure 1.1.




FIGURE 1.1: Transformation of an input SITPN model into a top-level \mathcal{H} -VHDL design. The input model is composed of two places, p_0 and p_1 , and two transitions, t_0 and t_1 . The transition t_0 is associated with the time interval $[1, 3]$ and the condition c_0 . The transition t_1 is associated with the condition c_1 , and its firing triggers the execution of the function f_0 . The action a_0 is activated when the place p_0 is marked, and the action a_1 is activated when the place p_1 is marked.

The generated top-level design implements the structure of the input SITPN. As a first step, the transformation generates, for each place of the input SITPN, a component instance of the place design, and, for each transition of the input SITPN, a component instance of the transition design. These subcomponents constitute the main part of the \mathcal{H} -VHDL top-level design's behavior. Figure 1.2 shows the behavior of the top-level design resulting of this first generation step.




FIGURE 1.2: Generation of the place and transition component instances based on the set of places and transitions of the input SITPN. The PCI id_{p_0} implements the place p_0 , TCI id_{t_0} the transition t_0 ... In red, the internal signals connected to the marked port of PCIs and to the fired port of TCIs.

During this step, each PCI and TCI receive a value for each of their generic constants through the creation of generic maps. In the generic map of a TCI id_t (implementing a transition t), the `ian` constant is associated with the number of input arcs of t , the `cn` constant with the number of conditions attached to t , etc. In the generic map of a PCI id_p , the `ian` constant is associated with the number of input arcs of p , the `oan` constant with the number of output arcs of p , and the `mm` constant with the maximal marking value of p . The maximal marking value associated with a given place p of the input SITPN is an information passed as a parameter to the transformation function. This information comes from the analysis of the input SITPN pertaining to the *boundedness* of the input model. In the definition of the HILECOP methodology, this analysis takes place before the transformation of the input SITPN into a H-VHDL design.

During the first transformation step, illustrated in Figure 1.2, the input and output port maps of PCIs and TCIs are also partly generated. In the manner of the generic constants in generic maps, some input ports are associated with constant values in the input port maps of PCIs and TCIs. All these associations are generated during this first step. Also, the marked output port of every PCI is associated with an internal signal in the output port map of the PCI. The internal signal will be connected later in the course of the transformation. The same holds for the fired output port of every TCI.

After this first step, the component instances are interconnected through their port interfaces. Figure 1.3 illustrates the behavior of the top-level design after the interconnection of

PCIs and TCIs.




FIGURE 1.3: Generation of the interconnections between the place and transition component instances. In red, the internal signals interconnecting the PCIs and the TCIs. These signals are generated by the transformation. The arrows indicate the sense of propagation of the information. In blue, the constant associations (i.e. the generic maps and a part of the input port maps) produced during the previous transformation step.

The PCIs and TCIs interact through their interfaces to exchange informations. For instance, a PCI id_p , implementing a given place p , informs its output TCIs (i.e. the TCIs implementing the output transitions of p) that its current marking enables them. The marking of a PCI is represented by the value of its internal signal `s_marking`. A PCI is the only one to have access to the current value of its internal signals. Thus, a PCI must communicate to its output TCIs their sensitization status. To perform this exchange of information, the transformation generates an internal signal to connect a specific output port of a PCI (the `oav` port) to a specific input port of the output TCIs (the `iav` port). Likewise, a TCI informs its input and output PCIs about its firing status. The transformation generates an internal signal to connect the fired output port of a TCI to the `itf` and `otf` input ports of the input and output PCIs. These interconnections are performed by adding new associations in the input port map and output port map of PCIs and TCIs. Through the execution of the internal behavior of each PCI and TCI, and, through the interconnection of component instances, the transformation aims at generating a design's behavior that, by its very structure, carries the rules of the SITPN semantics and conforms to

the execution of the input SITPN model. To reduce the size of circuits after the synthesis on an FPGA card, PCIs and TCIs only communicate with Boolean signals through their interfaces.

The last part of the transformation deals with the interpretation elements of the input SITPN, i.e. the conditions, the actions and the functions. Each condition of the input SITPN leads to the declaration of a Boolean input port in the port clause of the top-level design. Then, in the design's behavior, each input port representing a condition is connected to the `ic` input port of TCIs. The interconnection of an input port of the top-level design to the `ic` input port of a TCI reflects an existing association between a transition and a condition of the input SITPN model. For each action and function of the input SITPN, the transformation generates a Boolean output port, a.k.a. an *action* or a *function* port. At runtime, the value of these output ports represent the activation or execution status of the corresponding actions and functions. To determine the value of the action and function ports, the transformation generates two processes: the *action* process and the *function* process. The *action* process is a synchronous process responding to the falling edge of the clock signal. At the occurrence of the falling edge of the clock signal, the *action* process sets the value of the *action* ports computed from the values of the `marked` output ports. The `marked` port is an output port of the place design. Through the `marked` port, the PCIs inform the outside about their marking status, i.e. if they possess at least one token or not. Remember that the transformation generated an association between the `marked` output port and an internal signal in the output port map of PCIs during the first transformation step. These internal signals are read by the *action* process to assign a value to the *action* ports. The *function* process is a synchronous process responding to the rising edge of the clock signal. At the occurrence of the rising edge of the clock signal, the *function* process sets the value of the *function* ports computed from the values of the `fired` output ports. The `fired` port is an output port of the transition design. Through the `fired` port, the TCIs inform the outside about their firing status, i.e. if they are fired or not. Remember that, during the first transformation step, the transformation generated an association between the `fired` output port and an internal signal in the output port map of TCIs. These internal signals are read by the *function* process to assign a value to the *function* ports. Figure 1.4 presents the top-level \mathcal{H} -VHDL design at the end of the transformation.




FIGURE 1.4: Generation of the input and output ports, and of the action and the function process in the \mathcal{H} -VHDL top-level design. The *primary* input port id_{c_1} (resp. id_{c_0}) implements the condition c_1 (resp. c_0). In *green*, the internal signals, generated by the transformation, connecting the input ports of the top-level design to the *input_conditions* input port of TCIs. The id_{a_0} and id_{a_1} output ports reflect the activation status of the actions a_0 and a_1 . The id_{f_0} output port reflects the activation status of the function f_0 . In *orange*, the internal signals, generated by the transformation, connecting the *marked* and *fired* output ports of PCIs and TCIs to the *action* and *function* processes. In *purple*, the representation of the assignments performed by the *action* and *function* processes and that set the value of the *action* and *function* ports.

1.2 Expressing transformation functions

In this section, we present our literature review pertaining to transformation functions in the context of formal verification. Here, a transformation function is understood as any kind of mapping from a source representation to a target representation, where the source and target representations possess a behavior of their own (i.e. they are executable). We use the same articles to perform our literature review in this chapter and in the following chapter, i.e. Chapter ???. However, our research questions, i.e. the questions we try to give an answer to while reading the chosen articles, and our presentation axis differ from one chapter to the other. Here, the following questions guide our reading:

- Is there a proper way to build a transformation function? Are there standards depending on the application domain?
- How can we build a modular, extensible transformation function?
- How can we build a transformation function that will ease the proof of semantic preservation?

The goal is to inspire ourselves with the works of the literature, and to see how far the correspondence holds between our specific case of transformation, and other cases of transformations. The material we used for the literature review is divided in three categories. Each category covers a specific case of transformation function. The three categories are:

- Compilers for generic programming languages
- Compilers for hardware description languages
- Model-to-model and model-to-text transformations

Note that, in the case of compilers for programming languages, the term *translation* is preferred over transformation to talk about the generation of a target program from a source program.

1.2.1 Building transformation functions

As the authors state in [15], “Although theoretically possible, verifying a compiler that is not designed for verification would be a prohibitive amount of work in practice.” The question is to know how to design such a compiler? How to anticipate the fact that we will have to prove that the compiler is semantic preserving? Now, let us consider these questions in the more general context of transformation functions that map a source representation to a target one.

Compilers for generic programming languages

In the context of formally verified compilers for generic programming languages, the translation from a source program to a target program is straight forward. While descending recursively through the AST of the input program, each construct of the source language is mapped to one or many constructs of the target language. Figure 1.5 gives an example of the translation from Java program expressions to Java bytecode expressions, set in the context of a compiler for Java programs written within the Isabelle/HOL theorem prover [14]. Here, the mapping between source and target constructs is clearly defined.

```

mkExpr jmb (NewC c) = [New c]
mkExpr jmb (Cast c e) = mkExpr jmb e @ [Checkcast c]
mkExpr jmb (Lit val) = [LitPush val]
mkExpr jmb (BinOp bo e1 e2) = mkExpr jmb e1 @ mkExpr jmb e2 @
  (case bo of
    Eq => [Ifcmpeq 3,LitPush(Bool False),Goto 2,LitPush(Bool True)]
    | Add => [IAdd])
mkExpr jmb (LAcc vn) = [Load (index jmb vn)]
mkExpr jmb (vn:=e) = mkExpr jmb e @ [Dup , Store (index jmb vn)]
mkExpr jmb (cne..fn) = mkExpr jmb e @ [Getfield fn cn]
mkExpr jmb (FAss cn e1 fn e2) =
  mkExpr jmb e1 @ mkExpr jmb e2 @ [Dup_x1 , Putfield fn cn]
mkExpr jmb (Call cn e1 mn X ps) =
  mkExpr jmb e1 @ mkExprs jmb ps @ [Invoke cn mn X]
mkExprs jmb [] = []
mkExprs jmb (e#es) = mkExpr jmb e @ mkExprs jmb es

```

FIGURE 1.5: Translation from Java expressions to Java bytecode expressions

In the works pertaining to the well-known CompCert project [11, 2], the many passes building the compiler from C programs to assembly languages are also clearly mapping each construct of source program to target program constructs. Moreover, the pattern matching possibilities offered by languages like Coq, Isabelle, HOL and other interactive theorem provers enable a clear and concise implementation of compilers.

The cases of optimizing compilers like [11] and [16] show that, to avoid to write too complex functions when passing from a source to a target program, the compilation is decomposed into many passes. No more than 12 passes for the CakeML compiler, and up to 7 passes for CompCert. This is a way to keep the translation functions simple enough in order to ease reasoning afterwards. Indeed, the more the gap is important between the source representation and the target one, the more the translation function will be complex.

Another point that is noticeable while expressing a translation function is the necessity to keep a binding between the source and the target representations. For instance, in CompCert, when passing from transformed C programs to an RTL representation (based on registers and control flow graphs), a binding function γ links the variables of a C program to the registers generated in the RTL representation of the program. The binding is necessary for both the translation and the proof of semantic preservation. During the translation, it permits to replace the variables by their corresponding registers in the RTL code. During the proof of semantic preservation, the link that exists between a variable and a register indicates which elements must be compared to prove that the execution state of the source representation is similar to

the execution state of the target representation. The generation of this binding function must be integrated to the design of the translation function.

In [11], and [7], compilers are written within the Coq proof assistant. Compilers are expressed using the state-and-error monad, thus mimicking the traits of imperative languages into a functional programming language setting. In Section 1.3, we present the HILECOP transformation in the form of an imperative pseudo-code algorithm. The state-and-error monad is well-suited to the implementation of this kind of algorithm with a functional language like Coq; thus, we chose to apply this monad to our implementation of the transformation algorithm (see Section 1.4).

Compilers for hardware description languages

The other category of compilers that we are interested in are compilers for hardware description languages (HDL). The HILECOP methodology's goal is the design of hardware circuits. For that reason, we are interested in studying the case of compilers for HDLs. However, one should notice that compiling a HDL program into a lower level representation is one level of abstraction down compared to the transformation we propose to verify. Indeed, it corresponds to Step 3 in the HILECOP methodology, i.e. the transformation of VHDL source code into a RTL representation.

In the context of formal verification applied to HDLs compilers, only a few works describe the specificities of their translation function.

In [5], the authors define the FeSi language (a refinement of the BlueSpec language, a specification language for hardware circuit behaviors), and its embedding in Coq. The authors present the syntax and semantics of the FeSi language and of the RTL language which is the target language of the compiler. FeSi programs are composed of simple expressions, and actions permitting to read or write from different types of memory (registers). Therefore, the abstract syntax is divided into the definition of expressions and the definition of actions, i.e: control flow instructions and operations on memory. The RTL language is composed of expressions and write operations to registers. The authors are more interested in proving that a FeSi specification is well-implemented by a given Coq program, than giving the details of the translation from FeSi to RTL. However, the translation seems straight-forward, and proceeds as usual by descending through the AST of FeSi programs.

In [3], the authors present a compiler for the language Koïka, which is also a simpler version of the BlueSpec language. A Koïka program is composed of a list of rules; each rule describes actions that must be performed atomically. Actions are read and write operations on registers. A Koïka program is accompanied by a scheduler that specify an execution order for the rules. The described compiler transforms Koïka programs into RTL descriptions of hardware circuits. The translation function builds an RTL circuit by descending recursively down the AST of rules. Each action is translated into a specific RTL representation which are afterwards composed together to get complex circuits. The translation becomes trickier when it comes to decide the composition of RTL circuits to respect the execution order prescribed by the scheduler.

In [4], the authors present the verification of a compiler toolchain from Lustre programs to an imperative language (Obc), and from Obc to Clight. The Clight target is the one defined in

CompCert[11]. Lustre permits the definition of programs composed of nodes that are executed synchronously. Nodes treat input streams and yield output streams of values. A node body is composed of sequence of equations that determine the values of output streams based on the input. Obc programs are composed of class declarations. A class declaration has a vector of memory variables, a vector of instances of other classes, and method declarations. The translation turns each node of a Lustre program into a class of Obc accompanied by two methods: the reset method, for the initialization of the streams, and the step method, for the update of values resulting of a synchronous step.

In [12], the authors describe a compiler that transforms Verilog programs into netlists targeting certain FPGA models. Verilog programs are a lot like VHDL programs; they describe a hardware circuit behavior in terms of processes. A netlist is composed of registers, variables and a list of cells corresponding to combinational components. During the translation process, the expressions of the Verilog programs are turned into netlist cells, and the composition of statements leads to the creation of complex circuits by means of cell composition.

Model transformations

We are now presenting the works pertaining to model-to-model and model-to-text transformations in the context of formal verification. Because of the very nature of the transformation we propose to verify, i.e a model-to-text transformation, the following works are of particular interest to us. We will focus here on the manner to express transformations in the case of model-to-model and model-to-text transformations. Also, we tried to find articles related to model transformations involving Petri nets.

In [1], the authors observe that Model-Driven Engineering (MDE) is all about model transformation operations. They propose to set a formal context within the Coq proof assistant to verify that model transformations preserve the structure of the source models into the target models. To illustrate their methodology, they choose to transform UML state machine diagrams into Petri net models. The translation rules from source to target models are expressed within the setting of the OMG standard QVT language (Query/View/Transform). The QVT language offers a formal way to express model transformations, partly based on the Object Constraint Language (OCL). The translation rules maps the different kind of structures that can be found in UML state diagrams to specific structures of Petri nets. Even though the two models used as source and target of transformations are executable, the authors leverage the formal context provided by Coq to prove that the expressed transformations preserve certain structural properties.

In [6], the authors describe a process for model transformation where transformation rules are expressed with the Atlas Transformation Language (ATL). Transformation rules in ATL involve both declarative (OCL) and imperative (match rules) instructions. The authors show how the ATL rules can easily be translated into Coq relations. An example is given on the kind of model-to-model transformations that can be implemented that way. The example is a UML class diagram to relational database model transformation.

In [8], the authors explore the different ways to give a formal semantics to a Domain-Specific Language (DSL) in the context of MDE. Here, the syntax of a given DSL is expressed with a meta-model. An instantiation of this meta-model (a model) yields a DSL program. The authors

specify a transformation from a DSL model to another executable model, thus providing an *translational* semantics to the DSL model. The authors illustrate their approach with a source DSL named xSPEM, which is a process description language. The target models are timed PNs. The transformation is expressed through a structural mapping; i.e, each element of an xSPEM model is mapped to a particular PN: an activity is mapped to a subnet, a resource to a single place, connection from activity to resource through parameter is mapped to a connection of transitions and places in the resulting PN...

In [9], the authors address the problem of expressing model transformations by using transformation graphs. Precisely, the kind of transformation graphs that are used are called Triple Graph Grammar (TGG). A TGG is a triplet $\langle s, c, t \rangle$ where the “correspondence model c explicitly stores correspondence relationships between source model s and target model t ”.

The work described is [10] is really close to our own verification task. The article describes how Coloured Petri Nets (CPNs, specifically LLVM-labelled Petri nets) are transformed into LLVM programs representing the state space (the graph of reachable markings) of these PNs. The aim is to enable an efficient model-checking of the CPNs. LLVM-labelled PNs are CPNs whose places, transitions and arcs have LLVM constructs for colour domains. Places are labelled with data types. Transitions are labelled with boolean expressions that correspond to the guard of the transition. Arcs are labelled by multisets of expressions. A marking is a function that maps each place to a multiset of values belonging to the place’s type. The authors define data structures (multisets, sets, markings,...) with interfaces, i.e. sets of operations over structures, to represent the Petri nets in LLVM. They define interpretation functions that draw equivalences between Petri nets objects and LLVM data structures. The authors define two algorithms: `fire_t` and `succ_t` to compute the graph of reachable states. These are the functions that transform CPNs into concrete LLVM programs.

In [13], the author describes a transformation from UML state machine diagrams to Coloured Petri Nets (CPNs). The aim is to leverage the means of analysis provided by Petri nets to certify certain properties over UML state machine diagrams. The authors want to verify that the transformation preserve structural properties between source and target models. The transformation function does not use a standard setting as QVT or ATL, or transformation graphs. It is expressed as a specific function written in Isabelle/HOL.

In [18], the author presents a transformation from Architecture Analysis and Design Language (AADL) models to Timed Abstract State Machines (TASMs). AADL is a language widely used in avionics to describe both hardware and software systems. AADL doesn’t have a lot of tools to analyze and simulate the designed systems; therefore transforming AADL models into TASMs enables the use of an important toolbox for analysis, and simulation. The transformation from AADL to TASMs are described with ATL rules.

Discussions on how to build transformation functions in the context of semantic preservation

Transformation functions are mappings from a source representation to a target representation. The more the mapping from source to target is straight-forward the easier the comparison will be when proving that the transformation is semantic preserving. Thus, in [11, 16, 7] where complex case of optimizing compilers are presented, the compilation is split into many simple

pass to ease the verification effort coming afterwards. In the case of the HILECOP transformation, we are not yet concerned with the optimization of the generated VHDL code. Thus, our transformation algorithm performs the generation of the target \mathcal{H} -VHDL design in a single pass. We do not need to use intermediary representations between the input SITPN model and the generated \mathcal{H} -VHDL design.

Also, while transforming source programs, the compiler must often generate fresh constructs belonging to the target language (for instance, generating a fresh RTL register for each variable referenced in a source C program in [11]). The compiler must keep a binding, that is, a memory of the mapping between the elements of the source program and their mirror in the target program. This consideration is of interest in our case of transformation where the elements of SITPNs are also mirrored by elements in the generated \mathcal{H} -VHDL design.

It remains hard to establish a standard way to express a transformation function as it really depends on the form of the input and the output representation. Compilers for programming languages tend to be a lot more compositional than model transformations. Here, the word *compositional* means that the translation rules can be split into simple and independent cases of translation, e.g translation of expressions, then translation of statements, then translation of function bodies,... This is a huge advantage to perform the proof of semantic preservation. Indeed, this decomposition of a translation function permits to reason on simple translation cases; yet, each of these translations cases yields a piece of target code that can be executed or interpreted in an independent manner. In the case of the HILECOP, we tried as much as possible to express the transformation in a compositional way. First, we tried to devise the transformation by building up transformation functions for each element of the SITPN structure, i.e.: a transformation function for the places, another for the transitions... However, due to the interconnections that exist between the component instances of the generated \mathcal{H} -VHDL design, it is impossible to define transformation functions that would yield stand-alone executable code.

In the world of models, there exist some standard formalisms to express transformation rules (QVT, ATL, transformation graphs...). However, the complexity of the transformation rules depends on the richness of the elements composing the source model, and the distance to the concepts of the target model. In our case, we could not see what would be the perks of using such formalisms as QVT or ATL to devise our transformation.

1.3 The transformation algorithm

Before detailing the algorithm underlying the HILECOP model-to-text transformation, we want to explain why this transformation must be automatized. Judging by the appearance of the \mathcal{H} -VHDL design generated from the input SITPN model, the reader could rightly ask why the designers of hardware circuits that are using the HILECOP methodology do not start directly by writing down the VHDL code. The reasons are many. First, handling the interconnections between PCIs and TCIs is simple enough when the number of places and transitions of the input SITPN is few, however, it becomes a lot more tedious with the increase of the size of models. To give an example, the Neurinnov company¹, which follows the HILECOP methodology to design critical digital circuits, has developed a digital circuit model for the control of the

¹<https://neurinnov.com/>

electro-stimulation in neuroprostheses. Once flattened down, the model is composed of 1097 places and 1666 transitions. The top-level VHDL design generated from this model represents up to 140000 lines of code. Obviously, the hand-coding of this input model into a VHDL design would be too error-prone. Moreover, the PN models offer a lot of opportunities in terms of analysis and model-checking compared to the ones that exist for VHDL code. Finally, the graphical aspect of PNs appears to be more fit for the task of circuit design in comparison to plain source code, as it facilitates the discussions between designers. For these reasons, we choose to preserve SITPNs as the input models of the HILECOP methodology, and to automate the transformation into top-level \mathcal{H} -VHDL designs.

In this section, we give the algorithm underlying the HILECOP model-to-text transformation. This algorithm is the base of the Coq implementation of the HILECOP transformation; the implementation is presented in Section ??, there exists a Java implementation of the HILECOP methodology. This implementation performs the generation of VHDL code from a SITPN model. However, the algorithm of the transformation has never been devised, nor a formal specification given. The following algorithm is one of the contribution of this thesis. It has been devised through the examination of the code of the existing Java implementation, and through the discussions with the designers of the HILECOP methodology.

1.3.1 The `sitpn_to_vhdl` function

The HILECOP transformation algorithm, presented in Algorithm 1, generates a \mathcal{H} -VHDL design and a SITPN-to- \mathcal{H} -VHDL binder from an input SITPN. A SITPN-to- \mathcal{H} -VHDL design binder is a structure that binds the elements of an SITPN (places, transitions, actions...) to the elements of a \mathcal{H} -VHDL design (component instances or signals). Such a binder is generated alongside the transformation and links a SITPN element to its \mathcal{H} -VHDL *implementation*, i.e. the \mathcal{H} -VHDL element that will supposedly behave similarly to the source SITPN element at runtime. Thus, the SITPN-to- \mathcal{H} -VHDL design binder is at the center of the state similarity relation, presented in Chapter ??, and that enables the comparison between an SITPN state and an \mathcal{H} -VHDL design state. The formal definition of an SITPN-to- \mathcal{H} -VHDL design binder is as follows.

Definition 1 (SITPN-to- \mathcal{H} -VHDL design binder). *Given a $sitpn \in SITPN$ and a \mathcal{H} -VHDL design $d \in design$, a SITPN-to- \mathcal{H} -VHDL design binder $\gamma \in WM(sitpn, d)$ is a tuple $\langle PMap, TMap, CMap, AMap, FMap \rangle$ where:*

- $sitpn = \langle P, T, pre, test, inhib, post, M_0, \succ, \mathcal{A}, \mathcal{C}, \mathcal{F}, \mathbb{A}, \mathbb{C}, \mathbb{F}, I_s \rangle$
- $d = \text{design } id_e id_a gens ports sigs cs$
- $PMap \in P \rightarrow \{id \mid \text{comp}(id, place, g, i, o) \in cs\}$
- $TMap \in T \rightarrow \{id \mid \text{comp}(id, transition, g, i, o) \in cs\}$
- $CMap \in \mathcal{C} \rightarrow \{id \mid (\text{in}, id, t) \in ports\}$
- $AMap \in \mathcal{A} \rightarrow \{id \mid (\text{out}, id, t) \in ports\}$
- $FMap \in \mathcal{F} \rightarrow \{id \mid (\text{out}, id, t) \in ports\}$

As presented in Definition 1, the binder is composed of five sub-environments that map the different SITPN sets to identifiers. The $PMap$ and $TMap$ sub-environments map the places to their corresponding PCI identifiers, and the transitions to their corresponding TCI identifiers. The $CMap$ sub-environment maps the conditions to input port identifiers. The $AMap$ and $FMap$ sub-environments map the actions and functions to output port identifiers. In what follows, for a given binder γ and an element of an SITPN structure $e \in P \sqcup T \sqcup C \sqcup A \sqcup F$, we write $\gamma(e)$ where e is looked up in the appropriate function. For instance, for a given $f \in F$, $\gamma(f)$ is a shorthand for $FMap(f)$ where $\gamma = <\dots, FMap>$.

Algorithm 1 is the algorithm of the HILECOP model-to-text transformation. The algorithm has four parameters; the first one is the input SITPN model; id_e and id_a are the entity and the architecture identifiers for the generated \mathcal{H} -VHDL design; $mmf \in P \rightarrow \mathbb{N}$ is the function associating a maximal marking value to each place of the input SITPN. This function is the result of the analysis of the input SITPN.

Remark 1 (Bounded SITPN). *A part of the analysis is interested in determining the maximal number of tokens that a place can hold during the execution of a SITPN. If each place of the SITPN can only hold a limited number of tokens during the execution, then the model is said to be bounded. In that case, it is possible to compute a function that associates the places of the SITPN with a maximal marking value. Thus, the presence of the mmf function as a parameter of the $sitpn_to_vhdl$ function implies that the input SITPN model is bounded. In the case of an unbounded input model, there exists a place that can accumulate an infinite number of tokens during the model execution. In the world of hardware description, and especially when aiming at hardware synthesis, every element must have a finite dimension. In the definition of the place design, the internal signal $s_marking$ represents the marking value of a place. The maximal value of the $s_marking$ signal is bounded by the generic constant $maximal_marking$. Thus, when generating, a PCI from a place in the course of the transformation, we must be able to give a value to the $maximal_marking$ generic constant. However, even with a settled $maximal_marking$ value, the execution of a \mathcal{H} -VHDL design, resulting from the transformation of an unbounded SITPN model, could lead to the overflow of the value of the $s_marking$ signals in the internal states of PCIs. Thus, it is impossible to prove the equivalence between the behavior of an unbounded SITPN model and its corresponding \mathcal{H} -VHDL design.*

Algorithm 1: `sitpn_to_vhdl(sitpn, ide, ida, mmf)`

```

1  $d \leftarrow \text{design } id_e \text{ } id_a \emptyset \emptyset \emptyset \text{null}$ 
2  $\gamma \leftarrow \emptyset$ 
3  $\text{generate\_architecture}(sitpn, d, \gamma, mmf)$ 
4  $\text{generate\_interconnections}(sitpn, d, \gamma)$ 
5  $\text{generate\_ports}(sitpn, d, \gamma)$ 
6 return  $(d, \gamma)$ 

```

In Algorithm 1, Line 1 creates the initial \mathcal{H} -VHDL design structure and assigns it to the variable d . Initially, the design has an empty port declaration set, an empty internal signal declaration set, and a behavior defined by the `null` statement. The design generated by the `sitpn_to_vhdl` function has an empty set of generic constants; this set stays empty even at the end of the transformation. Line 2 initializes the γ binder with empty sub-environments. From Lines 3 to 5, the called procedures modify the design and the binder structures. Each

part of the sequence corresponds to one step of the transformation, which were outlined in Section 1.1. The content of the generate_architecture function is detailed in Algorithms 3, 4 and 5. The content of the generate_interconnections function is detailed in Algorithm 8. The content of the generate_ports function is detailed in Algorithms 9, 10, 11 and 12.

1.3.2 Primitive functions and sets

The description of further functions and algorithms appeals to some primitive functions and set definitions that we introduce here. Below are all the sets that we use in the description of the algorithms.

- $\text{input}(p) = \{t \mid \exists \omega \text{ s.t. } \text{post}(t, p) = \omega\}$, the set of input transitions of a place p .
- $\text{output}(p) = \{t \mid \exists \omega, a \text{ s.t. } \text{pre}(p, t) = (\omega, a)\}$, the set of output transitions of a place p .
- $\text{acts}(p) = \{a \mid \mathbb{A}(p, a) = \text{true}\}$, the set of actions associated with a place p .
- $\text{input}(t) = \{p \mid \exists \omega, a \text{ s.t. } \text{pre}(p, t) = (\omega, a)\}$, the set of input places of a transition t .
- $\text{output}(t) = \{p \mid \exists \omega \text{ s.t. } \text{post}(t, p) = \omega\}$, the set of output places of a transition t .
- $\text{conds}(t) = \{c \mid \mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1\}$, the set of conditions associated with a transition t .
- $\text{trs}(c) = \{t \mid \mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1\}$, the set of transitions to which a condition c is associated.
- $\text{pls}(a) = \{p \mid \mathbb{A}(p, a) = \text{true}\}$, the set of places to which an action a is associated.
- $\text{trs}(f) = \{t \mid \mathbb{F}(t, f) = \text{true}\}$, the set of transitions to which a function f is associated.

Every set presented above are *unordered*. However, we assume that, every time we iterate over the elements of an unordered set with a **foreach** statement, the iteration respects an arbitrary order. This order is always the same through the multiple calls to **foreach** statements. Of course, the iteration over the elements of an *ordered* set with a **foreach** statement respects natural order of the set.

Now, let us introduce some primitive functions and procedures that we use in the description of the following algorithms.

- $\text{output}_c \in P \rightarrow 2^T$. The output_c function takes a place p as input and yields an ordered set of transitions computed as follows:
 1. if all conflicts between the output transitions of p are solved by mutual exclusion, or if the set of conflicting transitions of p is a singleton, then output_c returns an empty set.
 2. otherwise, the function tries to establish a total ordering over the set of conflicting transitions of p w.r.t the firing priority relation:

- if no such ordering can be established (in that case, the firing priority relation is ill-formed, and the input SITPN is not well-defined), output_c raises an error.
 - otherwise, the function returns the ordered set, with the top-level priority transition at the head.
- $\text{output}_{nc} \in P \rightarrow 2^T$. The output_{nc} function takes a place p as input and yields an unordered set of transitions computed as follows:
 - If all conflicts between the output transitions of p are solved by mutual exclusion, or if the set of conflicting transitions of p is a singleton, then, the function returns the set of output transitions of p , i.e $\text{output}(p)$ as defined above.
 - Otherwise, the function returns the set of output transitions of p connected through a test or an inhib arc, i.e. $\{t \mid \exists \omega \text{ s.t. } \text{pre}(p, t) = (\omega, \text{test}) \vee \text{pre}(p, t) = (\omega, \text{inhib})\}$.
 - $\text{cassoc}(map, id, x)$ where map is either a generic map, an input port map or an output port map, id is an identifier, x is an expression, a name (i.e. an simple or indexed identifier) or the open keyword. The cassoc procedure adds an association of the form $(id(i), x)$ to the map structure. The index i is computed as follows based on the content of map :
 1. looks up $id(j)$ with $\text{max}(j)$ in the formal parts of map
 2. if no such j , adds $(id(0), x)$ in map
 3. if such j , adds $(id(j + 1), x)$ in map

Examples:

- $\text{cassoc}(\{(s(0), \text{true}), (s(1), \text{false})\}, s, \text{true})$ yields the resulting map $\{(s(0), \text{true}), (s(1), \text{false}), (s(2), \text{true})\}$.
 - $\text{cassoc}(\{(s(0), \text{true}), (s(1), \text{false})\}, a, \text{open})$ yields the resulting map $\{(s(0), \text{true}), (s(1), \text{false}), (a(0), \text{open})\}$.
- $\text{get_comp}(id_c, cstmt)$ where id_c is an identifier, and $cstmt \in cs$ is a \mathcal{H} -VHDL concurrent statement. The get_comp function looks up $cstmt$ for a component instantiation statement labelled with id_c as a component instance identifier, and returns the component instantiation statement when found. The get_comp function throws an error if no component instantiation statement with identifier id_c exists in $cstmt$, or if there exist multiple component instantiation statements with identifier id_c in $cstmt$.
 - $\text{put_comp}(id_c, cismt, cstmt)$ where id_c is an identifier, $cismt$ is a component instantiation statement, and $cstmt \in cs$ is a \mathcal{H} -VHDL concurrent statement. The put_comp procedure looks up in $cstmt$ for a component instantiation statement with identifier id_c , and replaces the statement with $cismt$ in $cstmt$. If no CIS with identifier id_c exists in $cstmt$, then $cismt$ is directly composed with $cstmt$ with the \parallel operator. The put_comp procedure throws an error if multiple CIS with identifier id_c exist in $cstmt$.

- $\text{actual}(id, map)$ where id is an identifier and map is a generic, an input port or an output port map. The actual function returns the actual part associated with the formal part id in map , i.e. returns a if $(id, a) \in map$. The function throws an error if id is not a formal part in map , or if there are multiple association with id as a formal part in map .
- $\text{genid}()$. The genid function returns a fresh and unique identifier. During the transformation, we appeal to it when a new internal signal, a new port or a new component instance must be declared or generated.

Algorithm 2 presents the connect procedure. This procedure takes an output port map o , an input port map i , a name n (i.e. a simple or indexed identifier), an identifier id and a \mathcal{H} -VHDL design d as parameters. It generates an internal signal id_s and adds it to the internal signal declaration list of design d . Then, the procedure adds the association between the n name and the internal signal id_s to the output port map o . Moreover, the procedure adds an association between a subelement of id , which element will be determined by the cassoc function, and the internal signal id_s to the input port map i . As the result, n is connected to a subelement of id through the internal signal id_s .

Algorithm 2: $\text{connect}(o, i, n, id, d)$

```

1  $id_s \leftarrow \text{genid}()$ 
2  $d.sigs \leftarrow d.sigs \cup \{(id_s, \text{boolean})\}$ 
3  $o \leftarrow o \cup \{(n, id_s)\}$ 
4  $\text{cassoc}(i, id, id_s)$ 
```

Complementary notations

When there is no ambiguity, id_p (resp. id_t) denotes the PCI (resp. TCI) identifier associated with a given place p (resp. transition t) through $\gamma(p) = id_p$ (resp. $\gamma(t) = id_t$), where γ is the binder returned by the transformation function. Similarly, id_c (resp. id_a and id_f) denotes the input port (resp. output port) identifier associated with a given condition c (resp. action a and function f) through $\gamma(c) = id_c$.

1.3.3 Generation of component instances and constant parts

The first step of the transformation generates the PCIs and TCIs, their generic map, and the constant part of their input port maps, in the behavior of the \mathcal{H} -VHDL design. At this moment of the transformation, places are bound to PCI identifiers, and transitions are bound to TCI identifiers in the γ binder. Also, the marked output port and the fired output port are connected to internal signals in the output port map of PCIs and TCIs. Algorithm 3 presents the content of the generate_architecture procedure that implements this first part of code generation. The generate_architecture procedure is decomposed in two procedures: the generate_PCIs and the generate_TCIs procedures.

Algorithm 3: $\text{generate_architecture}(sitpn, d, \gamma, mmf)$

```

1  $\text{generate\_PCIs}(sitpn, d, \gamma, mmf)$ 
2  $\text{generate\_TCIs}(sitpn, d, \gamma)$ 
```

The `generate_PCI`s procedure, presented in Algorithm 4, has four parameters: $sitpn \in SITPN$, the input SITPN model; $d \in design$, the \mathcal{H} -VHDL design being generated; $\gamma \in WM(sitpn, d)$, the binder between $sitpn$ and d ; $mmf \in P \rightarrow \mathbb{N}$, the function assigning a maximal marking value to each place. The procedure iterates over the set of places of the $sitpn$ parameter. For each place p in the set, the procedure produces a corresponding PCI id_p , and generates its generic map g_p , and its partially-built input and output port maps i_p and o_p . At the end of the procedure (Lines 28 to 30), a fresh and unique component identifier id_p is generated, and a new component instantiation statement, corresponding to the instantiation of the PCI id_p , is composed with the current behavior of design d . Finally, the γ binder receives a new couple corresponding to binding of place p to identifier id_p .

Algorithm 4: `generate_PCI`s($sitpn, d, \gamma, mmf$)

```

1 foreach  $p \in P$  do
2   if  $\text{input}(p) = \emptyset$  and  $\text{output}(p) = \emptyset$  then  $\text{err}("p \text{ is an isolated place}")$ 
3    $g_p \leftarrow \{(mm, mmf(p))\}; i_p \leftarrow \emptyset; o_p \leftarrow \emptyset$ 
4   if  $\text{input}(p) = \emptyset$  then
5      $g_p \leftarrow g_p \cup \{(\text{ian}, 1)\}$ 
6      $i_p \leftarrow i_p \cup \{(\text{iaw}(0), 0), (\text{itf}(0), \text{false})\}$ 
7   else
8      $g_p \leftarrow g_p \cup \{(\text{ian}, |\text{input}(p)|)\}$ 
9      $i \leftarrow 0$ 
10    foreach  $t \in \text{input}(p)$  do
11       $i_p \leftarrow i_p \cup \{(\text{iaw}(i), \text{post}(t, p))\}$ 
12       $i \leftarrow i + 1$ 
13
14    if  $\text{output}(p) = \emptyset$  then
15       $g_p \leftarrow g_p \cup \{(\text{oan}, 1)\}$ 
16       $i_p \leftarrow i_p \cup \{(\text{oaw}(0), 0), (\text{oat}(0), \text{basic}), (\text{otf}(0), \text{false})\}$ 
17       $o_p \leftarrow o_p \cup \{(\text{oav}, \text{open}), (\text{pauths}, \text{open}), (\text{rtt}, \text{open})\}$ 
18    else
19       $i \leftarrow 0$ 
20      foreach  $t \in \text{output}_c(p) \cup \text{output}_{nc}(p)$  do
21         $(\omega, a) \leftarrow \text{pre}(p, t)$ 
22         $i_p \leftarrow i_p \cup \{(\text{oaw}(i), \omega), (\text{oat}(i), a)\}$ 
23         $i \leftarrow i + 1$ 
24
25    if  $\text{acts}(p) = \emptyset$  then  $o_p \leftarrow o_p \cup \{(\text{marked}, \text{open})\}$ 
26    else
27       $id_s \leftarrow \text{genid}()$ 
28       $d.sigs \leftarrow d.sigs \cup \{(id_s, \text{boolean})\}$ 
29       $o_p \leftarrow o_p \cup \{(\text{marked}, id_s)\}$ 
30
31     $id_p \leftarrow \text{genid}()$ 
32     $d.cs \leftarrow d.cs \parallel \text{comp}(id_p, \text{place}, g_p, i_p, o_p)$ 
33     $\gamma \leftarrow \gamma \cup \{(p, id_p)\}$ 

```

From Line 2 to Line 27, the procedure generates the generic map, the input port map, and

the output port map of the PCI that implements place p . First, the procedure checks if the current place p is isolated, i.e. without input nor output transitions. An error, with an associated message, is raised with the `err` primitive if the test succeeds. The HILECOP transformation raises errors in the presence of an input SITPN model that does not meet the well-definition property (see Definition ??). One part of the well-definition property pertains to the absence of isolated place in the input model. Line 3 initializes the variables g_p , i_p and o_p , respectively holding the generic map, the input port map and the output port map of the PCI being generated. The generic map g_p initially takes a single association that binds the `mm` constant to the maximal marking value returned by the `mmf` function for place p . The input port map i_p and the output port map o_p are initialized with empty sets.

Line 4 tests if the set of input transitions of p is empty. If the test succeeds, the `ian` constant is associated to 1 in the generic map g_p . The size of the `iaw` and `itf` input ports, which are of the array type, is equal to the value of the `ian` constant minus one. Thus, in the case where the `ian` constant is associated to 1 in the generic map g_p , the `iaw` and `itf` input ports are composed of one subelement with index 0. At Line 6, the sole subelement of the `iaw` port is associated with 0, and the sole subelement of the `itf` port is associated with `false` in the input port map i_p . If the set of input transitions of p is not empty, the `ian` constant is associated with the size of the set in the generic map g_p . Then, each subelement of the `iaw` port is associated with the weight of the arc between place p and an input transition t . Note that, in that case, the procedure does not deal with the connection of the `itf` port. As the set of input transitions of p is not empty, the connection of the `itf` port will be performed by the `generate_interconnections` described in Algorithm 8.

Line 13 tests if the set of output transitions of p is empty. If the test succeeds, the `oan` constant is associated to 1 in the generic map g_p . The size of the `oaw`, `oat` and `otf` input ports, which are of the array type, is equal to the value of the `oan` constant minus one. Thus, in the case where the `oan` constant is associated to 1 in the generic map g_p , the `oaw`, `oat` and `otf` input ports are composed of one subelement with index 0. At Line 15, the sole subelement of the `oaw` port is associated with 0, the sole subelement of the `oat` port is associated with `basic`, and the sole subelement of the `otf` port is associated with `false` in the input port map i_p . Also, in the absence of output transitions, the `oav`, `pauths` and `rtt` output ports are left unconnected, i.e. they are associated with the `open` keyword of output port map o_p .

If the set of output transitions of p is not empty, the `oan` constant is associated with the size of this set in the generic map g_p . Then, each subelement of the `oaw` (resp. the `oat`) port is associated with the weight (resp. the type) of the arc between place p and an output transition t . Note that, in that case, the procedure does not handle the connection of the `otf` input port, nor the connection of the `oav`, `pauths` and `rtt` output ports. As the set of output transitions of p is not empty, these connections will be performed by the `generate_interconnections` described in Algorithm 8.

From Line 23 to Line 27, the `generate_PCs` procedure connects the `marked` output port in the output port map o_p . If the place p is not associated with any action, the `marked` output port is left unconnected, i.e. connected to the `open` keyword. Otherwise, the `marked` output port is connected to a newly generated internal signal of the Boolean type. This generated signal joins the internal signal declaration list of design d . The connection between the `marked` output port and the internal signal will be used later, during the generation of the action process (see

Section 1.3.5).

The generate_TCI procedure, presented in Algorithm 5, iterates over the set of transitions T of the $sitpn$ parameter. For each transition t in the set, the procedure produces a corresponding TCI id_t , and generates its generic map g_t , and its partially-built input and output port maps i_t and o_t . At the end of the procedure (Lines 18 to 20), a fresh and unique component identifier id_t is generated, and a new component instantiation statement, corresponding to the instantiation of the TCI id_t , is composed with the current behavior of design d . Finally, the γ binder receives a new couple corresponding to binding of transition t to identifier id_t .

Algorithm 5: generate_TCI($sitpn, d, \gamma$)

```

1 foreach  $t \in T$  do
2   if  $\text{input}(t) = \emptyset$  and  $\text{output}(t) = \emptyset$  then  $\text{err}("t \text{ is an isolated transition")}$ 
3    $g_t \leftarrow \{(tt, \text{get\_ttype}(t)), (\text{mtc}, \text{get\_mtc}(t))\}$ 
4    $i_t \leftarrow \{(A, \begin{cases} 0 & \text{if } t \notin \text{dom}(I_s) \\ lower(I_s(t)) & \text{otherwise} \end{cases}), (B, \begin{cases} 0 & \text{if } t \notin \text{dom}(I_s) \vee upper(I_s(t)) = \infty \\ upper(I_s(t)) & \text{otherwise} \end{cases})\}$ 
5    $id_s \leftarrow \text{genid}()$ 
6    $d.sigs \leftarrow d.sigs \cup \{(id_s, \text{boolean})\}$ 
7    $o_t \leftarrow \{(fired, id_s)\}$ 
8   if  $\text{input}(t) = \emptyset$  then
9      $g_t \leftarrow g_t \cup \{(ian, 1)\}$ 
10     $i_t \leftarrow i_t \cup \{(iav(0), \text{true}), (\text{pauths}(0), \text{true}), (\text{rt}(0), id_s)\}$ 
11   else
12      $g_t \leftarrow g_t \cup \{(ian, |\text{input}(t)|)\}$ 
13   if  $\text{conds}(t) = \emptyset$  then
14      $g_t \leftarrow g_t \cup \{(cn, 1)\}$ 
15      $i_t \leftarrow i_t \cup \{(ic(0), \text{true})\}$ 
16   else
17      $g_t \leftarrow g_t \cup \{(cn, |\text{conds}(t)|)\}$ 
18    $id_t \leftarrow \text{genid}()$ 
19    $d.cs \leftarrow d.cs \parallel \text{comp}(id_t, \text{transition}, g_t, i_t, o_t)$ 
20    $\gamma \leftarrow \gamma \cup \{(t, id_t)\}$ 

```

At Line 2, the procedure checks if transition t is isolated, and raises an error accordingly. Lines 3 to 7 initialize the variables g_t , i_t and o_t , respectively holding the generic map, the input port map and the output port map of the TCI being-generated. The generic map g_t initially takes two associations: the one between the tt constant and the result of the function call $\text{get_ttype}(t)$, and the one between the mtc constant and the result of the function call $\text{get_mtc}(t)$. The get_ttype function returns the type of transition t , i.e. either NOT_TEMPORAL, TEMPORAL_A_A, TEMPORAL_A_B or TEMPORAL_A_INFINITE, based on the form of the time interval associated

with t . Algorithm 6 describes the get_ttype function.

Algorithm 6: `get_ttype(t)`

```

1 if  $t \notin \text{dom}(I_s)$  then return NOT_TEMPORAL
2 else if  $I_s(t) = [a, a]$  then return TEMPORAL_A_A
3 else if  $I_s(t) = [a, b]$  then return TEMPORAL_A_B
4 else if  $I_s(t) = [a, \infty]$  then return TEMPORAL_A_INFINITE
```

The `get_mtc` function determines the maximal value for the time counter of t based on the form of the time interval associated with transition t . Algorithm 7 describes the `get_mtc` function.

Algorithm 7: `get_mtc(t)`

```

1 if  $t \notin \text{dom}(I_s)$  then return 1
2 else if  $I_s(t) = [a, b]$  then return  $b$ 
3 else if  $I_s(t) = [a, \infty]$  then return  $a$ 
```

In the `generate_TCIs` procedure, Line 4 sets the value of the A and B input ports while initializing the input port map i_t . The A port is associated with 0 if the transition t is not a time transition (i.e. t has no associated time interval, it is not in the domain of function I_s); otherwise, the A port is associated with the lower bound of the time interval of t . The B input port is associated with 0 if transition t is not a time transition or if its time interval has an infinite upper bound; otherwise, the B port is associated with the upper bound of the time interval of t . From Lines 5 to 7, the procedure connects the fired output port to a newly generated internal signal in the output port map o_p . This internal signal will then be connected to the input port map of PCIs during the interconnection phase of the transformation (see Section 1.3.4).

Line 8 checks if the set of input places of t is empty. If the test succeeds, the `ian` constant is associated with 1 in the generic map g_t . The size of the `iav`, `pauths` and `rt` input ports, which are of the array type, is equal to the value of the `ian` constant minus one. Thus, in the case where the set of input places of t is empty, the `iav`, `pauths` and `rt` input ports are composed of one subelement with index 0. At Line 10, the sole subelements of the `iav` and the `pauths` ports are associated with `true`, and the sole subelement of the `rt` port is associated with the signal identifier id_s . Remember that the fired output port has been previously connected to the internal signal id_s in the output port map o_t . Thus, the fired output port is connected to the subelement of the `rt` input port with index 0 through the id_s signal. This connection is mandatory to reset the value of the `s_time_counter` signal (which is an internal signal of the transition design) in the absence of input places. If the set of input places of t is not empty, then the `ian` constant is associated with the size of the set in the generic map g_t .

Line 13 checks if the set of conditions attached to t is empty. If the test succeeds, the `cn` constant is associated with 1 in the generic map g_t . The size of the `ic` input port, which is of the array type, is equal to the value of the `cn` constant minus one. Thus, in the case where the set of conditions attached to t is empty, the `ic` input port is composed of one subelement with index 0. Then, the sole subelement of the `ic` port is associated with `true` in the input port map i_t . If the set of conditions attached to t is not empty, the `cn` constant is associated with the size of the set in the generic map g_t . In that case, the `generate_conds` procedure, presented in Algorithm 10, will handle the connection of the subelements of the `ic` input port.

1.3.4 Interconnection of the place and transition component instances

After the generation of PCIs and TCIs, and of all constant associations in their generic and input port maps, the next step of the transformation performs the interconnections between the interfaces of PCIs and TCIs. The `generate_interconnections` procedure, presented in Algorithm 8, produces these interconnections.

Algorithm 8: `generate_interconnections(sitpn, d, γ)`

```

1 foreach  $p \in P$  do
2    $\text{comp}(id_p, \text{place}, g_p, i_p, o_p) \leftarrow \text{get\_comp}(\gamma(p), d.cs)$ 
3    $i \leftarrow 0$ 
4   foreach  $t \in \text{input}(p)$  do
5      $\text{comp}(id_t, \text{transition}, g_t, i_t, o_t) \leftarrow \text{get\_comp}(\gamma(t), d.cs)$ 
6      $i_p \leftarrow i_p \cup \{(itf(i), \text{actual(fired}, o_t))\}$ 
7      $i \leftarrow i + 1$ 
8
9    $i \leftarrow 0$ 
10  foreach  $t \in \text{output}_c(p)$  do
11     $\text{comp}(id_t, \text{transition}, g_t, i_t, o_t) \leftarrow \text{get\_comp}(\gamma(t), d.cs)$ 
12     $i_p \leftarrow i_p \cup \{(otf(i), \text{actual(fired}, o_t))\}$ 
13     $\text{connect}(o_p, i_t, \text{oav}(i), \text{iav}, d)$ 
14     $\text{connect}(o_p, i_t, \text{rtt}(i), \text{rt}, d)$ 
15     $\text{connect}(o_p, i_t, \text{pauths}(i), \text{pauths}, d)$ 
16     $\text{put\_comp}(id_t, \text{comp}(id_t, \text{transition}, g_t, i_t, o_t), d.cs)$ 
17     $i \leftarrow i + 1$ 
18
19  foreach  $t \in \text{output}_{nc}(p)$  do
20     $\text{comp}(id_t, \text{transition}, g_t, i_t, o_t) \leftarrow \text{get\_comp}(\gamma(t), d.cs)$ 
21     $i_p \leftarrow i_p \cup \{(otf(i), \text{actual(fired}, o_t))\}$ 
22     $\text{connect}(o_p, i_t, \text{oav}(i), \text{iav}, d)$ 
23     $\text{connect}(o_p, i_t, \text{rtt}(i), \text{rt}, d)$ 
24     $id_s \leftarrow \text{genid}()$ 
25     $d.sigs \leftarrow d.sigs \cup (id_s, \text{boolean})$ 
26     $o_p \leftarrow o_p \cup \{\text{pauths}(i), id_s\}$ 
27     $\text{cassoc}(i_t, \text{pauths}, \text{true})$ 
28     $\text{put\_comp}(id_t, \text{comp}(id_t, \text{transition}, g_t, i_t, o_t), d.cs)$ 
29     $i \leftarrow i + 1$ 
30
31   $\text{put\_comp}(id_p, \text{comp}(id_p, \text{place}, g_p, i_p, o_p), d.cs)$ 

```

The `generate_interconnections` procedure iterates over the set of places of the `sitpn` parameter. For each place p , the procedure generates the interconnections between the PCI id_p and the TCIs that implement the input and output transitions of p ; we will refer to them as the input and output TCIs of PCI id_p .

At Line 2, the `get_comp` function returns the PCI associated with the identifier $\gamma(p)$ (i.e. the PCI identifier associated with place p in γ) by looking up the behavior of the design d . At this step, we assume that all PCIs and TCIs, and all bindings pertaining to places and transitions in the γ binder, have been previously generated by the `generate_architecture` procedure.

Otherwise, the `get_comp` function raises an error if it is not able to find the PCI id_p in the behavior of design d .

Then, from Line 3 to Line 27, the procedure modifies the input and output port map of PCI id_p and the input port map of its input and output TCIs. Finally, Line 28 replaces the old PCI id_p by the modified one in the behavior of design d .

From Line 3 to Line 7, the procedure iterates over the input transitions of place p . Note that the iteration is performed in the same order than the iteration performed by the `foreach` loop at Line 10 of the `generate_PCIs` procedure; this is mandatory to preserve a consistency between the index i and the connection to a given transition (see Remark 2). For each input transition t of p , the corresponding TCI id_t is retrieved from the behavior of design d . Then, the internal signal associated with the fired output port in the output port map of TCI id_t is retrieved (i.e. `actual(fired, ot)`), and the signal is associated with the subelement of the `itf` input port with index i . We know that the `generate_TCIs` function has generated the association between the fired output port and an internal signal in the output port map of all TCIs. Thus, the `actual` function never raises an error.

Remark 2 (Connections consistency). *In the behavior of the place design, some processes access to the subelements of composite ports through the use of indices. For instance, the `input_tokens_sum` process (see Appendix ??) increments a local variable i in range 0 to `input_arcs_number - 1` in a `for` loop. The process tests the value of the `itf` port's subelement with index i . If the test succeeds, the process adds the value of the `iaw` port's subelement with index i to the local variable `v_internal_input_token_sum`. Thus, the subelement with index i of the `itf` and `iaw` ports must refer to the connection to the same transition. Otherwise, the process does not compute a correct input tokens sum. Figure 1.6 illustrates the correct connection of the `itf` and `iaw` ports in the input port map of PCI id_p w.r.t. to the connection between transitions t_a , t_b , t_c and place p .*




FIGURE 1.6: An example of correct connections between the PCI id_p and TCIs id_{t_a} , id_{t_b} and id_{t_c} . On the left, the input SITPN model showing the connections of the transitions t_a , t_b and t_c to the place p . The dots indicate that the place p possibly has other input transitions. On the right, the TCIs and the PCI generated by the transformation. In the input port map of PCI id_p , the subelements of the itf input port are connected to the $fired$ port of TCIs; the subelements of the iaw port are connected to constant values, i.e. the weight of the arcs between place p and the input transitions of p .

*It is the rôle of the transformation function to ensure the consistency of the connections of the subelements in the input and output port maps of PCIs. The input and output port maps of TCIs are not subject to such a constraint. The fact that a **foreach** loop always iterates in the same order over the elements of a set ensures the consistency of the connections.*

From Line 9 to Line 16, the procedure connects the PCI id_p to the TCIs implementing the conflicting output transitions of place p . For each conflicting output transition t of p , the corresponding TCI id_t is retrieved from the behavior of design d . The function call `actual(fired, ot)` returns the internal signal associated with the $fired$ output port in the output port map of TCI id_t . This internal signal is then connected to the subelement of the otf input port with index i in the input port map of PCI id_p . At Line 12, the `connect` function generates an internal signal id and adds it to the internal signal declaration list of design d . Then, the function associates the subelement $oav(i)$ (i.e. the subelement of the oav input port with index i) with the internal signal id in the output port map o_p , and it associates one subelement of the iav input port to the internal signal id in the input port map i_t . The `connect` function operates similarly on the rtt output port and the rt input port at Line 13, and on the $pauths$ input port and the $pauths$ output port at Line 14. Finally, at Line 15, the old TCI id_t is replaced by the modified one in the behavior of design d .

From Line 18 to Line 26, the procedure connects the TCIs implementing to the output transitions of p that are not in conflict. Note that the variable i is not reset between the two **foreach** loops to preserve the continuity of indices. For each non-conflicting output transition t of p , the corresponding TCI id_t is retrieved from the behavior of design d . Then, the interconnections between PCI id_p and TCI id_t are similarly to the ones that have been performed for the conflicting transitions of p . The difference lies in the connection the $pauths$ ports. Between the PCI id_p

and its *non-conflicting* TCIs, the pauths are not connected together; this to reflect the independence of non-conflicting output transitions regarding the priority authorizations. Instead, the subelement of the pauths output port with index i is connected to a newly generated internal signal id_s in the output port map o_p (Line 22 to Line 24). Also, one subelement of the pauths input port is associated with true in the input port map i_t (Line 25).

1.3.5 Generation of ports, the action and the function process

The last part of the transformation pertains to the generation of the input and output ports of the \mathcal{H} -VHDL design. The input ports implement the conditions declared in the input SITPN model. Each input port is associated with a condition through the γ binder. This binding is built during the transformation. The output ports of the \mathcal{H} -VHDL design implement the action and function of the input SITPN. Each output port is associated with an action or a function through the γ binder. During the simulation of a \mathcal{H} -VHDL design, the value of an output port represent the activation/execution status of the associated action/function. Algorithm presents the generate_ports procedure. This procedure calls three procedures, namely: the generate_conditions procedure, responsible for the generation and the connection of input ports implementing conditions; the generate_action_ports procedure, responsible for the generation of output ports implementing actions, and for the generation of the action process; the generate_function_ports procedure, responsible for the generation of output ports implementing functions, and for the generation of the function process. These three procedures are detailed in Algorithms 10, 11 and 12.

Algorithm 9: generate_ports($sitpn, d, \gamma$)

```

1 generate_conditions( $sitpn, d, \gamma$ )
2 generate_action_ports( $sitpn, d, \gamma$ )
3 generate_function_ports( $sitpn, d, \gamma$ )

```

Algorithm 10 describes the generate_conditions procedure.

Algorithm 10: generate_conditions($sitpn, d, \gamma$)

```

1 foreach  $c \in \mathcal{C}$  do
2    $id_c \leftarrow \text{genid}()$ 
3    $d.\text{ports} \leftarrow d.\text{ports} \cup \{(in, id_c, \text{boolean})\}$ 
4    $\gamma \leftarrow \gamma \cup \{(c, id_c)\}$ 
5   foreach  $t \in \text{trs}(c)$  do
6      $\text{comp}(id_t, \text{transition}, g_t, i_t, o_t) \leftarrow \text{get_comp}(\gamma(t), d.cs)$ 
7     if  $C(t, c) = 1$  then  $\text{cassoc}(i_t, \text{ic}, id_c)$ 
8     else if  $C(t, c) = -1$  then  $\text{cassoc}(i_t, \text{ic}, \text{not } id_c)$ 
9      $\text{put_comp}(id_t, \text{comp}(id_t, \text{transition}, g_t, i_t, o_t), d.cs)$ 

```

The generate_conditions procedure iterates over the set of conditions of the $sitpn$ parameter. For each condition of the set, the generate_conditions procedure produces a corresponding input port identifier id_c , and adds an input port declaration entry in the port declaration list of design d . The declared input port is of the Boolean type. Also, a binding between condition

c and identifier id_c is added to γ . Then, the procedure performs the connection between the input port id_c and the `ic` input port present in the input interface of TCIs. The `ic` input port is an array composed of Boolean subelements. Indeed, as multiple conditions can be attached to a given transition, a given TCI is possibly connected to multiple input ports implementing conditions through its `ic` port. At Line 5, the `foreach` loop iterates over the set of transitions attached to condition c . For each such transition t , the corresponding TCI id_t is retrieved from the behavior of design d . Then, depending on the relation that exists between condition c and transition t , an association between id_c and one subelement of the `ic` input port is added to the input port map i_t . At the end of the loop, the old TCI id_t is replaced by a new TCI, with an updated input port map, in the behavior of design d .

Algorithm 11 describes the `generate_action_ports` procedure.

Algorithm 11: `generate_action_ports(sitpn, d, γ)`

```

1  $rstss \leftarrow \text{null}$ 
2  $fss \leftarrow \text{null}$ 
3 foreach  $a \in \mathcal{A}$  do
4    $id_a \leftarrow \text{genid}()$ 
5    $d.\text{ports} \leftarrow d.\text{ports} \cup \{(out, id_a, \text{boolean})\}$ 
6    $\gamma \leftarrow \gamma \cup \{(a, id_a)\}$ 
7    $e_{id_a} \leftarrow \text{false}$ 
8   foreach  $p \in \text{pls}(a)$  do
9      $\text{comp}(id_p, \text{place}, g_p, i_p, o_p) \leftarrow \text{get\_comp}(\gamma(p), d.cs)$ 
10     $id_s \leftarrow \text{actual}(\text{marked}, o_p)$ 
11     $e_{id_a} \leftarrow id_s \text{ or } e_{id_a}$ 
12   $rstss \leftarrow rstss; id_a \leftarrow \text{false}$ 
13   $fss \leftarrow fss; id_a \leftarrow e_{id_a}$ 
14  $d.cs \leftarrow d.cs \parallel \text{process}(\text{action}, \{\text{clk}\}, \emptyset, \text{rst}(rstss) (\text{falling } fss))$ 

```

The `generate_action_ports` procedure does two things. First, it generates an output port for each action of the input SITPN; second, it builds the action process that is responsible for the assignment of the value of *action* ports depending on the value of the `marked` output ports of PCIs. The action process is a synchronous process; its statement body is composed of a single `rst` block. A `rst` block is composed of two blocks of sequential statements; the first block is executed only during an initialization phase, otherwise, the second block is executed. Here, the second block corresponds to a `falling` block, i.e. a block that is only executed during a falling edge phase. Thus, the `generate_action_ports` procedure builds two blocks of sequential statements: the first one, hold in the `rstss` variable, corresponds to the first part of the `rst` block (i.e. the one executed during the initialization phase); the second one, hold in the `fss` variable, corresponds to the second part of the `rst` block, i.e. a falling edge block. The first two lines of the procedure initialize the `rstss` and `fss` with the `null` sequential statements. Then, in the absence of actions defined in the input SITPN, the statement body of the action process is composed of `null` statements; the execution of `null` statements has no effect on the state of design during a simulation. At Line 3, the procedure iterates over the set of actions of the `sitpn`

parameter. For each action a in the set, an output port identifier id_a is generated, an output port declaration entry is added to the port declaration list of design d , the binding between action a and identifier id_a joins the γ binder.

An action is activated at given state if one of its attached place is marked, i.e. its marking is greater than zero. An output port identifier that implements the activation status of a given action is assigned in the falling block of the action process. The expression assigned to the output port id_a corresponds to the or sum between each marked port of the PCIs implementing the places attached to the action a . From Line 7 to Line 13, the generate_action_ports procedure builds this or sum expression. For each place p associated with the action a , the corresponding PCI id_p is retrieved from the behavior of design d . The internal signal id_s associated with the marked port is looked up in the output port map of PCI id_p . Then, the signal identifier id_s is composed with the expression e_{id_a} with the or operator. At the end of the loop started at Line 3, the procedure adds a new signal assignment statement to the $rstss$ and to the fss variables by composition with the ; operator. In the $rstss$ variable, i.e. in the part of the action process executed during an initialization phase, the id_a output port is assigned to false. In the fss variable, i.e. the part of the action process executed during a falling edge phase, the id_a output port is assigned to the previously built or sum expression e_{id_a} . The last line of the procedure builds and adds the action process to the behavior of design d . The action process is a synchronous process, thus, it declares the clk signal in its sensitivity list. The action process has an empty set of local variables. Finally, its statement body is composed of a rst block with $rstss$ as a first block, and a falling edge block wrapping fss as a second block.

Algorithm 12 describes the generate_function_ports procedure.

Algorithm 12: generate_function_ports($sitpn, d, \gamma$)

```

1  $rstss \leftarrow \text{null}$ 
2  $rss \leftarrow \text{null}$ 
3 foreach  $f \in \mathcal{F}$  do
4    $id_f \leftarrow \text{genid}()$ 
5    $d.\text{ports} \leftarrow d.\text{ports} \cup \{\text{out}, id_f, \text{boolean}\}$ 
6    $\gamma \leftarrow \gamma \cup \{(f, id_f)\}$ 
7    $e_{id_f} \leftarrow \text{false}$ 
8   foreach  $t \in \text{trs}(f)$  do
9      $\text{comp}(id_t, \text{transition}, g_t, i_t, o_t) \leftarrow \text{get\_comp}(\gamma(t), d.cs)$ 
10     $id_s \leftarrow \text{actual}(\text{fired}, o_t)$ 
11     $e_{id_f} \leftarrow id_s \text{ or } e_{id_f}$ 
12   $rstss \leftarrow rstss; id_f \Leftarrow \text{false}$ 
13   $rss \leftarrow rss; id_f \Leftarrow e_{id_f}$ 
14  $d.cs \leftarrow d.cs \parallel \text{process(function, }\{\text{clk}\}, \emptyset, \text{rst (rstss) (rising rss)})$ 
```

The generate_function_ports procedure does two things. First, it generates an output port for each function of the input SITPN; second, it builds the function process that is responsible for the assignment of the value of *function* ports depending on the value of the fired

output ports of PCIs. Similarly to the function process, the fired process is a synchronous process with a statement body composed of a single `rst` block. The second part of the `rst` block is a `rising` block, i.e. a block that is only executed during a rising edge phase. Thus, the `generate_action_ports` procedure builds two blocks of sequential statements: the first one, hold in the `rstss` variable, corresponds to the first part of the `rst` block (i.e. the one executed during the initialization phase); the second one, hold in the `rss` variable, corresponds to the second part of the `rst` block, i.e. a rising edge block. The first two lines of the procedure initialize the `rstss` and `rss` with the null sequential statements. At Line 3, the procedure iterates over the set of functions of the `sitpn` parameter. For each function f in the set, an output port identifier id_f is generated, an output port declaration entry is added to the port declaration list of design d , the binding between function f and identifier id_f joins the γ binder.

An function is executed at given state if one of its attached transition is fired. An output port identifier that implements the execution status of a given function is assigned in the rising block of the function process. The expression assigned to the output port id_f corresponds to the or sum between each fired port of the TCIs implementing the transitions attached to the function f . From Line 7 to Line 13, the `generate_function_ports` procedure builds this or sum expression. For each transition t associated with the function f , the corresponding TCI id_t is retrieved from the behavior of design d . The internal signal id_s associated with the fired port is looked up in the output port map of TCI id_t . Then, the signal identifier id_s is composed with the expression e_{id_f} with the or operator. At the end of the loop started at Line 3, the procedure adds a new signal assignment statement to the `rstss` and to the `rss` variables by composition with the `;` operator. In the `rstss` variable, i.e. in the part of the function process executed during an initialization phase, the id_f output port is assigned to `false`. In the `rss` variable, i.e. the part of the function process executed during a rising edge phase, the id_f output port is assigned to the previously built or sum expression e_{id_f} . The last line of the procedure builds and adds the function process to the behavior of design d . The function process is a synchronous process, thus, it declares the `clk` signal in its sensitivity list. The function process has an empty set of local variables. Finally, its statement body is composed of a `rst` block with `rstss` as a first block, and a `rising` edge block wrapping `rss`.

1.4 Coq implementation of the HILECOP model-to-text transformation

This section presents the implementation of the HILECOP model-to-text transformation with the Coq proof assistant. The full implementation is available under the `sitpn2vhdl` folder of the following Git repository: <https://github.com/viampietro/ver-hilecop>

Listing 1.1 gives the Coq implementation of the `sitpn_to_vhdl` function presented in an imperative pseudo-code version in Algorithm 1.

```

1  Definition sitpn_to_vhdl (sitpn : Sitpn)
2    (decpr : forall x y : T sitpn, {pr x y} + {~pr x y})
3    (ide id_a : ident) (mmf : P sitpn → nat) :
4      (design * Sitpn2VHdlMap sitpn) + string :=
```

```

5   RedV
6     (( do _ ← generate_sitpn_infos sitpn decpr;
7       do _ ← generate_architecture sitpn mmf;
8       do _ ← generate_ports sitpn;
9       do _ ← generate_comp_insts sitpn;
10      generate_design_and_binder ide ida)
11      (InitS2HState sitpn Petri.ffid)).

```

LISTING 1.1: The Coq implementation of the `sitpn_to_hvhdl` function presented in Algorithm 1.

In Listing 1.1, the `sitpn_to_hvhdl` function has five parameter: `sitpn`, the input SITPN model; `decpr`, a proof that the `pr` relation (i.e. the implementation of the firing priority relation) is decidable over the set of transitions of `sitpn` (i.e. $T \in sitpn$); `ide` and `ida`, the entity and architecture identifiers for the generated \mathcal{H} -VHDL design; the `mmf` function that maps the places of the `sitpn` parameter to a maximal marking value, i.e. a natural number. The `sitpn_to_hvhdl` function returns a couple composed of the generated \mathcal{H} -VHDL design, of type `design`, and the generated γ binder, of type `Sitpn2HVhdlMap sitpn`; or, the `sitpn_to_hvhdl` function returns a string corresponding to an error message.

In the body of the `sitpn_to_hvhdl` function, the `RedV` is a notation that reduces a monadic function call to a value. Our implementation of the HILECOP transformation function relies on the state-and-error monad [17]. Each function that implements a part of the transformation function takes a compile-time state as a parameter, and returns either a value and a new compile-time state or an error message. The bind construct of the state-and-error monad permits to pipeline multiple function calls, and, combined with the `do` notation, it permits to write functional programs in the style of imperative languages. Thus, the sequence defined in the body of the `sitpn_to_hvhdl` function gives an example of what can be achieved with the combination of the state-and-error monad and the `do` notation. This sequence constitutes a single monadic function that takes a state of the `Sitpn2HVhdlState` type (see Listing 1.2) as input, and yields a value with a new state, or an error message. Here, the `RedV` notation retrieves only the value returned by the application of the monadic function to the parameter (`InitS2HState sitpn Petri.ffid`) (i.e. the initial compile-time state), or it retrieves the error message.

In the sequence of the monadic function, the four first function calls do not return values that are relevant; thus, we use the underscore notation to notify that we are not interested in the value returned by these function calls. Indeed, the `generate_sitpn_infos`, `generate_architecture`, `generate_ports` and `generate_comp_insts` functions directly modify the compile-time state without returning a value. They are the functional implementation of the procedures described in the previous section.

Now, let us present the content of the compile-time state. As said above, the compile-time state is carried from function to function and modified all along the transformation. Listing 1.2 gives the implementation of the compile-time state structure.

```

1 Record Sitpn2HVhdlState (sitpn : Sitpn) : Type :=
2   MkS2HState {
3     lofPs : list (P sitpn);
4     lofTs : list (T sitpn);

```

```

5   lofCs : list (C sitpn);
6   lofAs : list (A sitpn);
7   loffs : list (F sitpn);
8   nextid: ident;
9   sitpninfos : SitpnInfos sitpn;
10  iports : list pdecl;
11  oports : list pdecl;
12  arch : Architecture sitpn;
13  beh : cs;
14  γ : Sitpn2VhdlMap sitpn;
15
16 }.
```

LISTING 1.2: The compile-time state structure defined as the Coq `Sitpn2VhdlState` record type.

The compile-time state structure is implemented by the `Sitpn2VhdlState` record type. This type depends on a given `sitpn` passed as a parameter. It is composed of eleven fields. The first five fields are the list versions of the finite sets of places, transitions, conditions, actions and functions of the `sitpn` parameter. These fields are filled at the very beginning of the transformation by the `generate_sitpn_infos` function, and are convenient to write functions in the context of dependent types. The `nextid` field permits to generate fresh and unique identifiers all along the transformation. The `sitpninfos` field is an instance of the `SitpnInfos` type that depends on the `sitpn` parameter. The `sitpninfos` field is filled up by the `generate_sitpn_infos` function. It is a convenient way to represent the information associated with the places, transitions, conditions, actions and functions of the `sitpn` parameter. The `iports` (resp. `oports`) field gathers the list of input port declarations of the generated \mathcal{H} -VHDL design. The `arch` is an intermediary representation of the behavior of the generated \mathcal{H} -VHDL design. This representation is easier to modify and to handle than a \mathcal{H} -VHDL concurrent statement. The `beh` field is the behavior of the generated \mathcal{H} -VHDL design; it is an instance of the `cs` type, i.e. the type of concurrent statements defined in the abstract syntax of \mathcal{H} -VHDL. The γ field is the SITPN-to- \mathcal{H} -VHDL binder also generated alongside the \mathcal{H} -VHDL design, and returned at the end of the transformation.

At the beginning of the transformation, an initial compile-time state is built with the `InitS2HState` function. The `InitS2HState` function gives a initial value to the fields of the state structure; mostly, the fields are initialized with empty lists, and the `beh` field is initialized with the `null` statement. The `InitS2HState` function takes an `Sitpn` instance and an identifier as inputs. The identifier parameter represents the initial value of the `nextid` field. In Listing 1.1, the second parameter of the `InitS2HState` function is `Petri.ffid`. It corresponds to the *first fresh* identifier that the transformation can use to produce a \mathcal{H} -VHDL design that respects the uniqueness of identifiers.

Let us now present the functions composing the do sequence of the `sitpn_to_vhdl` function, and how they modify the compile-time state to produce the final \mathcal{H} -VHDL design and the γ binder.

1.4.1 The generate_sitpn_infos function

Listing 1.3 presents a part of the generate_sitpn_infos. The part that is let aside, represented by little dots, pertains to the creation of the dependently-typed lists constituting the first fields of the compile-time state structure (see Listing 1.2).

```

1 Definition generate_sitpn_infos
2   (sitpn: Sitpn)
3     (decpr: forall x y: T sitpn, {pr x y} + {~pr x y}) :
4   Mon (Sitpn2VHDLState sitpn) unit :=
5 ...
6   do _ ← check_wd_sitpn sitpn decpr;
7   do _ ← generate_trans_infos sitpn;
8   do _ ← generate_place_infos sitpn decpr;
9   do _ ← generate_cond_infos sitpn;
10  do _ ← generate_action_infos sitpn;
11  generate_fun_infos sitpn.
```

LISTING 1.3: A part of the generate_sitpn_infos function.

The generate_sitpn_infos function takes an Sitpn instance and a proof of decidability for the pr relation as parameters. It returns a value of type Mon (Sitpn2VHDLState sitpn) unit. A value of this type can either be a couple (*state, value*), where *state* is of type (Sitpn2VHDLState sitpn) and *value* is of type unit, or an error message. The unit type as only one possible value tt. The unit type is used here to represent a function that modifies the compile-time state without returning a value.

The aim of the generate_sitpn_infos function is to fill the sitpninfos field of the compile-time state; the sitpninfos field is an instance of the SitpnInfos record type. Listing 1.4 presents the definition of the SitpnInfos record type, along with the definition of the PlaceInfo and TransInfo record types.

```

1 Record PlaceInfo (sitpn: Sitpn) : Type :=
2   MkPlaceInfo { tinputs : list (T sitpn);
3                 tconflict : list (T sitpn);
4                 toutputs : list (T sitpn) }.
5
6 Record TransInfo (sitpn: Sitpn) : Type :=
7   MkTransInfo { pinputs : list (P sitpn); conds : list (C sitpn) }.
8
9 Record SitpnInfos (sitpn: Sitpn) : Type :=
10  MkSitpnInfos {
11    pinfos : list (P sitpn * PlaceInfo);
12    tinfos : list (T sitpn * TransInfo);
13    cinfos : list (C sitpn * list (T sitpn));
14    ainfos : list (A sitpn * list (P sitpn));
15    finfos : list (F sitpn * list (T sitpn));
16  }.
```

LISTING 1.4: The PlaceInfo, TransInfo and SitpnInfos record types.

The PlaceInfo record type is composed of three lists that represent the input transitions, *tinputs*, the conflicting output transitions, *tconflict*, and the non-conflicting output transitions, *toutputs*, of a place. In the SitpnInfos structure, the *pinfos* field maps the places of the *sitpn* parameter to their respective informations, i.e. an instance of the PlaceInfo type. This mapping is built by the *generate_place_infos* function called in the body of *generate_sitpn_infos* function. While building an instance of the PlaceInfo type for a given place *p*, the *generate_place_infos* function computes the list of output transitions of *p* that are conflict. First, it computes the list of output transitions that are linked to the place *p* through a basic arc; then, the function checks if all conflicts between the transitions of this list are solved by means of mutual exclusion. If it is the case, the *tconflict* field is left empty, and all transitions of the list join the *toutputs* list. Otherwise, the function tries to establish a strict total order over the transitions of the list, by decreasing level of priority. If no such order can be established, the function raises an error; otherwise, the *tconflict* field is filled with the ordered list.

The TransInfo record type is composed of two lists that represent the input places, *pinputs*, and the output places, *poutputs*, of a transition. In the SitpnInfos structure, the *tinfos* field maps the transitions of the *sitpn* parameter to their respective informations, i.e. an instance of the TransInfo type. This mapping is built by the *generate_trans_infos* function called in the body of *generate_sitpn_infos* function.

In the SitpnInfos structure, the *cinfos* (resp. *ainfos* and *finfos*) field maps the conditions (resp. actions and functions) of the *sitpn* parameter to the list of transitions (resp. places and transitions) they are attached to. This mapping is built by the *generate_cond_infos* (resp. *generate_action_infos* and *generate_fun_infos*) function called in the body of *generate_sitpn_infos* function.

At the beginning of the *generate_sitpn_infos* function, the *check_wd_sitpn* function partly checks the well-definition of the *sitpn* parameter. Precisely, it checks that the set of places and transitions of the *sitpn* parameter are not empty, and that the priority relation is a strict order, i.e. transitive and reflexive, over the set of transitions. The other parts of the well-definition checking are performed later during the transformation. For instance, the *generate_place_infos* function checks that, for each group of transitions in conflict, the conflicts are either solved by means of mutual exclusion or the priority relation is a strict total order over this group. It also checks that there are no isolated places in the input *sitpn* parameter.

1.4.2 The generate_architecture function

Listing 1.5 presents the *generate_architecture* function. The *generate_architecture* function implements the *generate_architecture* and the *generate_interconnections* procedures detailed in Algorithms 3 and 8. The composition of the *generate_place_map* and the *generate_trans_map* functions implements *generate_architecture* procedure of Algorithm 3. Precisely, the *generate_place_map* function implements the *generate_PCIs* procedure presented in Algorithm 4, and the *generate_trans_map* function implements the *generate_TCIs* procedure presented in Algorithm 5.

```

1  Definition generate_architecture (sitpn : Sitpn) (mmf : P sitpn → nat) :
2    Mon (Sitpn2HVhdlState sitpn) unit :=
3    do _ ← generate_place_map sitpn mmf;
```

```

4   do _ ← generate_trans_map sitpn;
5   generate_interconnections.
```

LISTING 1.5: The `generate_architecture` function that implements the `generate_architecture` procedure of Algorithm 3.

The `generate_architecture` function takes an `Sitpn` instance and the `mmf` function as inputs, and modifies the compile-time state. The `generate_architecture` function fills the `arch` field of the compile-time state; the `arch` field is an instance of the `Architecture` record type. Listing 1.4 presents the definition of the `Architecture` record type, along with the definition of the `InputMap`, `OutputMap` and `HComponent` type aliases.

```

1 Definition InputMap := list (ident * (expr + list expr)).
2 Definition OutputMap := list (ident * ((option name) + list name)).
3 Definition HComponent := (genmap * InputMap * OutputMap).
4
5 Record Architecture (sitpn : Sitpn) := MkArch {
6   sigs : list sdecl;
7   plmap : list (P sitpn * HComponent);
8   trmap : list (T sitpn * HComponent);
9   fmap : list (F sitpn * list expr);
10  amap : list (A sitpn * list expr) }.
```

LISTING 1.6: The `Architecture` record type, and the `InputMap`, `OutputMap` and `HComponent` subsidiary types.

The `HComponent` type is an intermediate representation of an \mathcal{H} -VHDL component instantiation statement. This type has been devised to ease the construction of PCIs and TCIs, and of their generic, input port and output port maps all along the transformation. The `HComponent` type is a triplet composed of a generic map as defined in the \mathcal{H} -VHDL abstract syntax, an instance of the `InputMap` type, and an instance of the `OutputMap` type. The `InputMap` type maps an input port identifier to either a simple expression or to a list of expressions, where the `expr` type is the type of expressions defined in the \mathcal{H} -VHDL abstract syntax. In an `InputMap` instance, an input port identifier of a scalar type (i.e. Boolean or constrained natural) is mapped to a simple expression, whereas an input port identifier of the array type is mapped to a list of expressions. Each expression of the list represents the actual part associated with one subelement of the input port. Similarly to the `InputMap` type, the `OutputMap` type maps an output port identifier to either an option to a signal (the `None` value representing the connection to the `open` keyword) name, or to a list of signal names. In the definition of the `OutputMap` type, the `name` type represents the type of simple identifiers or indexed identifiers defined in the \mathcal{H} -VHDL abstract syntax.

The `Architecture` record type is an intermediary representation of the behavioral and declarative part of an \mathcal{H} -VHDL design's architecture. The `sigs` field of the `Architecture` type represents the internal signal declaration list constituting the declarative part of an \mathcal{H} -VHDL design's architecture. The transformation adds a new signal declaration entry to the `sigs` field every time a internal signal must be generated, for example, during the generation of interconnections between PCIs and TCIs. The `plmap` (resp. the `trmap`) field maps the places (resp.

transitions) of the `sitpn` parameter to their corresponding PCI (resp. TCI) implemented in an intermediate format, i.e. an instance of the `HComponent` type. The `fmap` field of the `Architecture` type maps the functions of the `sitpn` parameter to a list of expressions. For a given function f , the associated list of expressions corresponds to the list of internal signals associated with the fired port of the TCIs implementing the transitions of the $\text{trs}(f)$ set (i.e. the set of transitions associated with function f). The `fmap` field is filled by the `generate_ports` function. The `amap` field is the twin of the `fmap` field but on the side of the actions of the `sitpn` parameter. Thus, in the `amap` field, the list of expressions associated with an action a corresponds to the list of internal signals connected to the marked port of the PCIs implementing the places of a .

In the body of the `generate_architecture` function, the `generate_place_map` function implements the `generate_PCs` procedure described in Algorithm 4. For each place of the `sitpn` parameter, the `generate_place_map` function builds an instance of the `HComponent` type, and adds an association between place and `HComponent` instance in the `plmap` field. The `generate_place_map` function fills the generic, input port and output port map of the `HComponent` instances as described in the `generate_PCs` procedure. Following the `generate_place_map` function, the `generate_trans_map` function implements the `generate_TCIs` procedure described in Algorithm 5. For each transition of the `sitpn` parameter, the `generate_trans_map` function builds an instance of the `HComponent` type, and adds an association between transition and `HComponent` instance in the `trmap` field. The `generate_trans_map` function fills the generic, input port and output port map of the `HComponent` instances as described in the `generate_TCIs` procedure. Finally, the `generate_interconnections` function modifies the input and output port maps of the `HComponent` instances in the `plmap` and `trmap` fields, and thus, implements the interconnections described in the `generate_interconnections` procedure of Algorithm 8.

1.4.3 The `generate_ports` function

Listing 1.7 presents the `generate_ports` function called in the body of the `sitpn_to_hvhdl` function (see Listing 1.1). The `generate_ports` function implements the `generate_ports` procedure described in Algorithm 9. The `generate_ports` function calls three functions: the `generate_action_ports_and_ps` function that implements the `generate_action_ports` procedure of Algorithm 11, the `generate_fun_ports_and_ps` function that implements the `generate_function_ports` procedure of Algorithm 12, and the `generate_and_connect_cond_ports` that implements the `generate_conditions` procedure of Algorithm 10.

```

1 Definition generate_ports (sitpn : Sitpn) : Mon (Sitpn2HvhdlState sitpn) unit :=
2   do _ ← generate_action_ports_and_ps;
3   do _ ← generate_fun_ports_and_ps;
4   generate_and_connect_cond_ports.

```

LISTING 1.7: The `generate_ports` function implementing the `generate_ports` procedure presented in Algorithm 9.

For every action of the sitpn parameter, the generate_action_ports_and_ps function adds a port declaration entry to the oports field of the compile-time state, and adds a binding between action and output port identifier in the γ field. It also builds the action process as described in the generate_action_ports procedure, and adds the process to the beh field of the compile-time state. The generate_fun_ports_and_ps does the same for the functions of the sitpn parameter, and similarly builds the function process and adds it to the beh field. The generate_and_connect_cond_ports function add a port declaration entry for every condition of the sitpn parameter to the iports field of the compile-time state. Then, it modifies the input port map of HComponent instances in the trmap of the compile-time state's arch field. The modifications pertain to the connection of input ports to the ic input port of TCIs, as described in the generate_conditions procedure (see Algorithm 10).

1.4.4 The generate_comp_insts and generate_design_and_binder functions

At the end of the sitpn_to_hvhdl function (see Listing 1.1), the generate_comp_insts function transforms the HComponent instances, associated with places and transitions in the compile-time state's arch field, into real component instantiation statements as defined in the \mathcal{H} -VHDL abstract syntax. Then, the generate_design_and_binder builds up the final \mathcal{H} -VHDL design and the γ binder, and returns the couple. Listing 1.8 presents the generate_comp_insts function and the generate_design_and_binder function.

```

1 Definition generate_comp_insts (sitpn : Sitpn) : Mon (Sitpn2Vhdlstate sitpn) unit :=
2   do _ ← generate_place_comp_insts sitpn; generate_trans_comp_insts sitpn.
3
4 Definition generate_design_and_binder (sitpn : Sitpn) (id_e id_a : ident) :
5   Mon (Sitpn2Vhdlstate sitpn) (design * Sitpn2VhdlMap sitpn) :=
6   do s ← Get;
7   Ret ((design_ id_e id_a [] ((iports s) ++ (oports s)) (sigs (arch s)) (beh s)), ( $\gamma$  s)).
```

LISTING 1.8: The generate_comp_insts and the generate_design_and_binder function.

The generate_comp_insts function is needed because we are using an intermediary representation for the component instantiation statements. Even though this representation is convenient to manipulate data during the different phases of the transformation, it also implies an extra generation step to complete the generation of the \mathcal{H} -VHDL design and the γ binder. The generate_comp_insts function calls the generate_place_comp_insts and the generate_trans_comp_insts functions. These two functions being similar in all points, except for their type of the inputs, we are only presenting the generate_place_comp_insts function here. The generate_place_comp_insts function calls the generate_place_comp_inst function for each place defined in the set of places of the sitpn parameter. Listing 1.9 presents the code the generate_place_comp_inst function.

```

1 Definition generate_place_comp_inst (sitpn : Sitpn) (p : P sitpn) :
2   Mon (Sitpn2Vhdlstate sitpn) unit :=
3
4   do id_p ← get_nextid;
```

```

5      do _      ← bind_place p  $id_p$ ;
6      do pcomp ← get_pcomp p;
7      do pci   ← HComponent_to_comp_inst  $id_p$  place_entid pcomp;
8      add_cs pci.
```

LISTING 1.9: The generate_place_comp_inst function.

The generate_place_comp_inst function generates a fresh and unique PCI identifier by appealing to the get_nextid function. The get_nextid function returns and increments the current value of the nextid field, defined in the compile-time state. Then, the bind_place function adds a binding between the place p and the identifier id_p in the γ field of the compile-time state. The get_pcomp function looks up the plmap field (defined under the arch field of the compile-time state) and returns the HComponent instance associated with the place p, i.e. pcomp. The HComponent_to_comp_inst function translates the HComponent instance pcomp into a PCI with the identifier id_p . Finally, the add_cs function composes the returned PCI with the current \mathcal{H} -VHDL design behavior, hold in the beh field of the compile-time state.

The transformation of a HComponent instance into a PCI implies the translation of the input and output port map, which are instances of the InputMap and OutputMap types, into their equivalent representation in \mathcal{H} -VHDL abstract syntax. The translation especially concerns the association between a port identifier of the array type and a list of expressions, or names. For instance, let us consider an instance of InputMap that is an intermediary representation of the input port map of a PCI id_p . In this InputMap instance, the itf port, which is a composite input port of the place design, is associated with the list $[id_a, id_b, id_c]$. Then, based on the previous association, the HComponent_to_comp_inst function generates the following associations in the concrete input port map of PCI id_p : $(rt(0), id_a)$, $(rt(1), id_b)$ and $(rt(2), id_c)$.

Getting back to Listing 1.8, the generate_design_and_binder function retrieves the current compile-time state s with the Get function. Then, based on the value of the different fields of the compile-time state, the function builds an \mathcal{H} -VHDL design and returns it along with the γ binder. The \mathcal{H} -VHDL design receives the id_e and id_a identifiers passed as parameters as its entity and architecture identifiers. The generic constant declaration list of the \mathcal{H} -VHDL design is empty, i.e. it receives the empty list value. The port declaration list of the \mathcal{H} -VHDL is built by concatenating the content of the iports and oports fields defined in state s. The internal signal declaration list is filled by the sigs field, defined under the arch field of state s. Finally, the beh field fills the behavior of the \mathcal{H} -VHDL design.

1.5 Conclusion

Appendix A

Semantic preservation proof

Constants and signals reference			
Full name	Alias	Category	Type
input_arcs_number	ian	generic constant (T)	ℕ
transition_type	tt	generic constant (T)	{not_temp, temp_a_b, temp_a_a, temp_a_inf}
conditions_number	cn	generic constant (T)	ℕ
maximal_time_counter	mtc	generic constant (T)	ℕ
time_A_value	A	input port (T)	ℕ
time_B_value	B	input port (T)	ℕ
input_conditions	ic	input port (T)	array of ℒ
reinit_time	rt	input port (T)	array of ℒ
input_arcs_valid	iav	input port (T)	array of ℒ
priority_authorizations	pauths	input port (T)	array of ℒ
fired	f	output port (T)	ℒ
s_condition_combination	scc	internal signal (T)	ℒ
s_reinit_time_counter	srtc	internal signal (T)	ℒ
s_priority_combination	spc	internal signal (T)	ℒ
s_firable	sfa	internal signal (T)	ℒ
s_enabled	se	internal signal (T)	ℒ
s_time_counter	stc	internal signal (T)	ℕ
s_firing_condition	sfc	internal signal (T)	ℒ
input_arcs_number	ian	generic constant (P)	ℕ
output_arcs_number	oan	generic constant (P)	ℕ
maximal_marking	mm	generic constant (P)	ℕ
initial_marking	im	input port (P)	ℕ
output_arcs_types	oat	input port (P)	array of {basic, test, inhib}
output_arcs_weights	oaw	input port (P)	array of ℕ
output_transitions_fired	otf	input port (P)	array of ℒ
input_arcs_weights	iaw	input port (P)	array of ℕ
input_transitions_fired	itf	input port (P)	array of ℒ
output_transitions_fired	otf	output port (P)	array of ℒ

reinit_transitions_time	rtt	output port (P)	array of \mathbb{B}
priority_authorizations	pauths	output port (P)	array of \mathbb{B}
s_marking	sm	internal signal (P)	\mathbb{N}
s_output_token_sum	sots	internal signal (P)	\mathbb{N}
s_input_token_sum	sits	internal signal (P)	\mathbb{N}

TABLE A.1: Constants and signals reference for the \mathcal{H} -VHDL transition and place designs. In the *Category* column, T (resp. P) indicates a generic constant, input port, output port or internal signal defined in the transition (resp. place) design.

A.1 Initial States

Definition 2 (Initial state hypotheses). *Given an $sitpn \in SITPN$, $d \in design$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_{\mathcal{H}})$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$, assume that:*

- *SITPN sitpn translates into design d: $\lfloor sitpn \rfloor_{\mathcal{H}} = (d, \gamma)$*
 - *Δ is the elaborated version of d, σ_e is the default state of Δ , i.e, state of Δ where all signals have their default value:*
- $$\mathcal{D}_{\mathcal{H}}, \emptyset \vdash d \xrightarrow{\text{elab}} (\Delta, \sigma_e)$$
- *σ_0 is the initial state of Δ : $\Delta, \sigma_e \vdash d.cs \xrightarrow{\text{init}} \sigma_0$*

Lemma 1 (Similar initial states). *For all $sitpn \in SITPN$, $d \in design$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_{\mathcal{H}})$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\gamma \vdash s_0 \sim \sigma_0$.*

Proof. By definition of the ?? relation, there are 6 points to prove.

1. $\forall p \in P, id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p$, $s_0.M(p) = \sigma_0(id_p)(\text{"s_marking"})$.
2. $\forall t \in T_i, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, $(upper(I_s(t)) = \infty \wedge s_0.I(t) \leq lower(I_s(t))) \Rightarrow s_0.I(t) = \sigma_0(id_t)(\text{"s_time_counter"})$ $\wedge (upper(I_s(t)) = \infty \wedge s_0.I(t) > lower(I_s(t))) \Rightarrow \sigma_0(id_t)(\text{"s_time_counter"}) = lower(I_s(t)))$ $\wedge (upper(I_s(t)) \neq \infty \wedge s_0.I(t) > upper(I_s(t))) \Rightarrow \sigma_0(id_t)(\text{"s_time_counter"}) = upper(I_s(t)))$ $\wedge (upper(I_s(t)) \neq \infty \wedge s_0.I(t) \leq upper(I_s(t))) \Rightarrow s_0.I(t) = \sigma_0(id_t)(\text{"s_time_counter"}))$.
3. $\forall t \in T_i, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, $s_0.reset_t(t) = \sigma_0(id_t)(\text{"s_reinit_time_counter"})$.
4. $\forall c \in C, id_c \in Ins(\Delta)$ s.t. $\gamma(c) = id_c$, $s_0.cond(c) = \sigma_0(id_c)$.
5. $\forall a \in \mathcal{A}, id_a \in Outs(\Delta)$ s.t. $\gamma(a) = id_a$, $s_0.ex(a) = \sigma_0(id_a)$.
6. $\forall f \in \mathcal{F}, id_f \in Outs(\Delta)$ s.t. $\gamma(f) = id_f$, $s_0.ex(f) = \sigma_0(id_f)$.

- Apply the **Initial states equal marking** lemma to solve 1.

- Apply the **Initial states equal time counters** lemma to solve 2.
- Apply the **Initial states equal reset orders** lemma to solve 3.
- Apply the **Initial states equal condition values** lemma to solve 4.
- Apply the **Initial states equal action executions** lemma to solve 5.
- Apply the **Initial states equal function executions** lemma to solve 6.

□

A.1.1 Initial states and marking

Lemma 2 (Initial states equal marking). *For all $sitpn \in SITPN$, $d \in design$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_H)$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\forall p \in P, id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p$, $s_0.M(p) = \sigma_0(id_p)(“s_marking”)$.*

Proof. Given a $p \in P$ and an $id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p$, let us show that

$$s_0.M(p) = \sigma_0(id_p)(“s_marking”).$$

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$.

By property of the H -VHDL initialization relation, $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the marking process defined in the place design architecture, we can deduce $\sigma_0(id_p)(“s_marking”) = \sigma_0(id_p)(“initial_marking”)$.

Rewriting $\sigma_0(id_p)(“sm”)$ as $\sigma_0(id_p)(“initial_marking”)$, $\sigma_0(id_p)(“initial_marking”) = s_0.M(p)$.

By construction, $<\text{initial_marking} \Rightarrow M_0(p)> \in ipm_p$.

By property of the H -VHDL initialization relation, and $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$, then $\sigma_0(id_p)(“initial_marking”) = M_0(p)$. Rewriting $\sigma_0(id_p)(“initial_marking”)$ as $M_0(p)$ in the current goal: $M_0(p) = s_0.M(p)$.

By definition of s_0 , we can rewrite $s_0.M(p)$ as $M_0(p)$ in the current goal, tautology.

□

Lemma 3 (Null input token sum at initial state). *For all $sitpn \in SITPN$, $d \in design$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_H)$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\forall p \in P, id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p$, $\sigma_0(id_p)(“s_input_token_sum”) = 0$.*

Proof. Given a p and an id_p s.t. $\gamma(p) = id_p$, let us show that $\sigma_0(id_p)(“s_input_token_sum”) = 0$.

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$.

By property of the initialization relation, $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the input_tokens_sum process defined in the place design architecture, we can deduce:

$$\sigma_0(id_p)(“sits”) = \sum_{i=0}^{\Delta(id_p)(“ian”)-1} \begin{cases} \sigma_0(id_p)(“iaw”)[i] & \text{if } \sigma_0(id_p)(“itf”)[i] \\ 0 & \text{otherwise} \end{cases} \quad (\text{A.1})$$

Rewriting the goal with Equation (A.1):

$$\sum_{i=0}^{\Delta(id_p)(\text{"ian"})-1} \begin{cases} \sigma_0(id_p)(\text{"iaw"})[i] & \text{if } \sigma_0(id_p)(\text{"itf"})[i] \\ 0 & \text{otherwise} \end{cases} = 0.$$

Let us perform case analysis on $\text{input}(p)$; there are two cases:

1. $\text{input}(p) = \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow 1 \rangle \in gm_p$, $\langle \text{input_transitions_ fired}(0) \Rightarrow \text{true} \rangle \in ipm_p$, and $\langle \text{input_arcs_weights}(0) \Rightarrow 0 \rangle \in ipm_p$.

By property of the elaboration relation, $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and $\langle \text{input_arcs_number} \Rightarrow 1 \rangle \in gm_p$, we can deduce $\Delta(id_p)(\text{"ian"}) = 1$.

By property of the initialization relation, $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, $\langle \text{input_ transitions_ fired}(0) \Rightarrow \text{true} \rangle \in ipm_p$ and $\langle \text{input_arcs_weights}(0) \Rightarrow 0 \rangle \in ipm_p$, we can deduce $\sigma_0(id_p)(\text{"itf"})[0] = \text{true}$ and $\sigma_0(id_p)(\text{"iaw"})[0] = 0$.

Rewriting the goal with $\Delta(id_p)(\text{"ian"}) = 1$, $\sigma_0(id_p)(\text{"itf"})[0] = \text{true}$, $\sigma_0(id_p)(\text{"iaw"})[0] = 0$ and simplifying the goal, tautology.

2. $\text{input}(p) \neq \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow |\text{input}(p)| \rangle \in gm_p$, and by property of the elaboration relation, and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\Delta(id_p)(\text{"ian"}) = |\text{input}(p)|$.

Let us reason by induction on the sum term of the goal.

- **BASE CASE:** The sum term equals 0, then tautology.

- **INDUCTION CASE:**

$$\sum_{i=1}^{\Delta(id_p)(\text{"ian"})-1} \begin{cases} \sigma_0(id_p)(\text{"iaw"})[i] & \text{if } \sigma_0(id_p)(\text{"itf"})[i] \\ 0 & \text{otherwise} \end{cases} = 0$$

$$\left\{ \begin{array}{l} \sigma_0(id_p)(\text{"iaw"})[0] \text{ if } \sigma_0(id_p)(\text{"itf"})[0] \\ 0 \text{ otherwise} \end{array} \right. + \sum_{i=1}^{\Delta(id_p)(\text{"ian"})-1} \left\{ \begin{array}{l} \sigma_0(id_p)(\text{"iaw"})[i] \text{ if } \sigma_0(id_p)(\text{"itf"})[i] \\ 0 \text{ otherwise} \end{array} \right.$$

Using the induction hypothesis to rewrite the goal:

$$\left\{ \begin{array}{l} \sigma_0(id_p)(\text{"iaw"})[0] \text{ if } \sigma_0(id_p)(\text{"itf"})[0] \\ 0 \text{ otherwise} \end{array} \right. = 0$$

Since $\text{input}(p) \neq \emptyset$, by construction, there exist an $id_t \in \text{Comps}(\Delta), gm_t, ipm_t, opm_t$ s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, $id_{ft} \in \text{Sigs}(\Delta)$ s.t. $\langle \text{fired} \Rightarrow id_{ft} \rangle \in opm_t$ and $\langle \text{input_transitions_ fired}(0) \Rightarrow id_{ft} \rangle \in ipm_p$.

By property of the initialization relation, $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, $\langle \text{fire} \Rightarrow id_{ft} \rangle \in opm_t$ and $\langle \text{input_transitions_fire} \rangle \in ipm_p$, we can deduce $\sigma_0(id_p)(\text{"itf"})[0] = \sigma_0(id_t)(\text{"fire"})$. Rewriting the goal with $\sigma_0(id_p)(\text{"itf"})[0] = \sigma_0(id_t)(\text{"fire"})$:

$$\begin{cases} \sigma_0(id_p)(\text{"itf"})[0] \text{ if } \sigma_0(id_t)(\text{"fire"}) \\ 0 \text{ otherwise} \end{cases} = 0$$

Appealing to Lemma 10, we can deduce $\sigma_0(id_t)(\text{"fire"}) = \text{false}$.

Rewriting the goal with $\sigma_0(id_t)(\text{"fire"}) = \text{false}$, and simplifying the goal, tautology.

□

Lemma 4 (Null output token sum at initial state). *For all $sitpn \in SITPN$, $d \in design$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_H)$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\forall p \in P, id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p, \sigma_0(id_p)(\text{"s_output_token_sum"}) = 0$.*

Proof. The proof is similar to the proof of Lemma 3. □

A.1.2 Initial states and time counters

Lemma 5 (Initial states equal time counters). *For all $sitpn \in SITPN$, $d \in design$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_H)$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\forall t \in T_i, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$,*

$$\begin{aligned} upper(I_s(t)) = \infty \wedge s_0.I(t) \leq lower(I_s(t)) &\Rightarrow s_0.I(t) = \sigma_0(id_t)(\text{"s_time_counter"}) \wedge \\ upper(I_s(t)) = \infty \wedge s_0.I(t) > lower(I_s(t)) &\Rightarrow \sigma_0(id_t)(\text{"s_time_counter"}) = lower(I_s(t)) \wedge \\ upper(I_s(t)) \neq \infty \wedge s_0.I(t) > upper(I_s(t)) &\Rightarrow \sigma_0(id_t)(\text{"s_time_counter"}) = upper(I_s(t)) \wedge \\ upper(I_s(t)) \neq \infty \wedge s_0.I(t) \leq upper(I_s(t)) &\Rightarrow s_0.I(t) = \sigma_0(id_t)(\text{"s_time_counter"}). \end{aligned}$$

Proof. Given a $t \in T_i$ and an $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, let us show that:

1. $upper(I_s(t)) = \infty \wedge s_0.I(t) \leq lower(I_s(t)) \Rightarrow s_0.I(t) = \sigma_0(id_t)(\text{"s_time_counter"})$
2. $upper(I_s(t)) = \infty \wedge s_0.I(t) > lower(I_s(t)) \Rightarrow \sigma_0(id_t)(\text{"s_time_counter"}) = lower(I_s(t))$
3. $upper(I_s(t)) \neq \infty \wedge s_0.I(t) > upper(I_s(t)) \Rightarrow \sigma_0(id_t)(\text{"s_time_counter"}) = upper(I_s(t))$
4. $upper(I_s(t)) \neq \infty \wedge s_0.I(t) \leq upper(I_s(t)) \Rightarrow s_0.I(t) = \sigma_0(id_t)(\text{"s_time_counter"})$

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$.

Then, let us show the 4 previous points.

1. Assuming that $upper(I_s(t)) = \infty \wedge s_0.I(t) \leq lower(I_s(t))$, then let us show
 $s_0.I(t) = \sigma_0(id_t)(\text{"s_time_counter"}).$

Rewriting $s_0.I(t)$ as 0, by definition of s_0 , $\sigma_0(id_t)(\text{"s_time_counter"}) = 0$.

By property of the \mathcal{H} -VHDL initialization relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the time_counter process defined in the transition design architecture, we can deduce $\sigma_0(id_t)(\text{"s_time_counter"}) = 0$.

2. Assuming that $\text{upper}(I_s(t)) = \infty$ and $s_0.I(t) > \text{lower}(I_s(t))$, let us show

$$\sigma_0(id_t)(\text{"s_time_counter"}) = \text{lower}(I_s(t)).$$

By definition, $\text{lower}(I_s(t)) \in \mathbb{N}^*$ and $s_0.I(t) = 0$. Then, $\text{lower}(I_s(t)) < 0$ is a contradiction.

3. Assuming that $\text{upper}(I_s(t)) \neq \infty$ and $s_0.I(t) > \text{upper}(I_s(t))$, let us show

$$\sigma_0(id_t)(\text{"s_time_counter"}) = \text{upper}(I_s(t)).$$

By definition, $\text{upper}(I_s(t)) \in \mathbb{N}^*$ and $s_0.I(t) = 0$. Then, $\text{upper}(I_s(t)) < 0$ is a contradiction.

4. Assuming that $\text{upper}(I_s(t)) \neq \infty$ and $s_0.I(t) \leq \text{upper}(I_s(t))$, let us show

$$s_0.I(t) = \sigma_0(id_t)(\text{"s_time_counter"}).$$

Rewriting $s_0.I(t)$ as 0, by definition of s_0 , $\sigma_0(id_t)(\text{"s_time_counter"}) = 0$.

By property of the \mathcal{H} -VHDL initialization relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the time_counter process defined in the transition design architecture, we can deduce $\sigma_0(id_t)(\text{"s_time_counter"}) = 0$.

□

A.1.3 Initial states and reset orders

Lemma 6 (Initial states equal reset orders). *For all $\text{sitpn} \in SITPN$, $d \in \text{design}$, $\gamma \in WM(\text{sitpn}, d)$, $\Delta \in ElDesign(d, \mathcal{D}_H)$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\forall t \in T_i, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, $s_0.reset_t(t) = \sigma_0(id_t)(\text{"s_reinit_time_counter"})$.*

Proof. Given a $t \in T_i$ and an $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, let us show that

$$s_0.reset_t(t) = \sigma_0(id_t)(\text{"s_reinit_time_counter"}).$$

Rewriting $s_0.reset_t(t)$ as false, by definition of s_0 , $\sigma_0(id_t)(\text{"s_reinit_time_counter"}) = \text{false}$.

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$.

By property of the \mathcal{H} -VHDL initialization relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the reinit_time_counter_evaluation process defined in the transition design architecture

$$\text{we can deduce } \sigma_0(id_t)(\text{"s_reinit_time_counter"}) = \prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma_0(id_t)(\text{"rt"})[i].$$

Rewriting $\sigma_0(id_t)(\text{"s_reinit_time_counter"})$ as $\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma_0(id_t)(\text{"rt"})[i]$,

$$\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma_0(id_t)(\text{"rt"})[i] = \text{false}.$$

For all $t \in T$ (resp. $p \in P$), let $\text{input}(t)$ (resp. $\text{input}(p)$) be the set of input places of t (resp. input transitions of p), and let $\text{output}(t)$ (resp. $\text{output}(p)$) be the set of output places of t (resp. output transitions of p).

Let us perform case analysis on $\text{input}(t)$; there are 2 cases:

- **CASE** $\text{input}(t) = \emptyset$.

By construction, $\langle \text{input_arcs_number} \Rightarrow 1 \rangle \in gm_t$, and by property of the elaboration relation, and $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\Delta(id_t)(\text{"ian"}) = 1$.

By construction, $\langle \text{reinit_time}(0) \Rightarrow \text{false} \rangle \in ipm_t$, and by property of the initialization relation and $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\sigma_0(id_t)(\text{"rt"})[0] = \text{false}$.

Rewriting $\Delta(id_t)(\text{"ian"})$ as 1 and $\sigma_0(id_t)(\text{"rt"})[0]$ as **false**, **tautology**.

- **CASE** $\text{input}(t) \neq \emptyset$.

To prove the current goal, we can equivalently prove that

$$\exists i \in [0, \Delta(id_t)(\text{"ian"}) - 1] \text{ s.t. } \sigma_0(id_t)(\text{"rt"})[i] = \text{false}.$$

Since $\text{input}(t) \neq \emptyset$, $\exists p \text{ s.t. } p \in \text{input}(t)$. Let us take such a $p \in \text{input}(t)$.

By construction, for all $p \in P$, there exist id_p s.t. $\gamma(p) = id_p$.

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$.

By construction, there exist $i \in [0, |\text{input}(t)| - 1], j \in [0, |\text{output}(p)| - 1], id_{ji} \in Sigs(\Delta)$ s.t. $\langle \text{reinit_transitions_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$. Let us take such a i, j and id_{ji} .

By construction and $\text{input}(t) \neq \emptyset$, $\langle \text{input_arcs_number} \Rightarrow |\text{input}(t)| \rangle \in gm_t$.

By property of the \mathcal{H} -VHDL elaboration relation and $\langle \text{input_arcs_number} \Rightarrow |\text{input}(t)| \rangle \in gm_t$, we can deduce $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$.

Since $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$ and we have an $i \in [0, |\text{input}(t)| - 1]$, then, we have an $i \in [0, \Delta(id_t)(\text{"ian"}) - 1]$. Let us take that i to prove the goal.

Then, we must show $\sigma_0(id_t)(\text{"rt"})[i] = \text{false}$.

By property of the \mathcal{H} -VHDL initialization relation and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$, we can deduce $\sigma_0(id_t)(\text{"rt"})[i] = \sigma_0(id_{ji})$.

Rewriting $\sigma_0(id_t)(\text{"rt"})[i]$ as $\sigma_0(id_{ji})$, $\sigma_0(id_{ji}) = \text{false}$.

By property of the \mathcal{H} -VHDL initialization relation and $\langle \text{reinit_transitions_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$, we can deduce $\sigma_0("id_{ji}") = \sigma_0(id_p)(“rtt”)[j]$.

Rewriting $\sigma_0("id_{ji}")$ as $\sigma_0(id_p)(“rtt”)[j]$, $\sigma_p^0(“rtt”)[j] = \text{false}$.

Since $t \in output(p)$, then we know that $output(p) \neq \emptyset$.

Then, by construction, $\langle \text{output_arcs_number} \Rightarrow |output(p)| \rangle \in gm_p$.

By property of the elaboration relation and $\langle \text{output_arcs_number} \Rightarrow |output(p)| \rangle \in gm_p$, we can deduce that $\Delta(id_p)(“oan”) = |output(p)|$.

Since $\Delta(id_p)(“oan”) = |output(p)|$ and $j \in [0, |output(p)| - 1]$, then $j \in [0, \Delta(id_p)(“oan”) - 1]$.

By property of the \mathcal{H} -VHDL initialization relation, $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$, through the examination of the `reinit_transitions_time_evaluation` process defined in the place design architecture, and since $j \in [0, \Delta(id_p)(“oan”) - 1]$, $\sigma_0(id_p)(“rtt”)[j] = \text{false}$.

□

A.1.4 Initial states and condition values

Lemma 7 (Initial states equal condition values). *For all $sitpn \in SITPN$, $d \in \text{design}$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_{\mathcal{H}})$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\forall c \in \mathcal{C}, id_c \in Ins(\Delta)$ s.t. $\gamma(c) = id_c$, $s_0.cond(c) = \sigma_0(id_c)$.*

Proof. Given a $c \in \mathcal{C}$ and an $id_c \in Ins(\Delta)$ s.t. $\gamma(c) = id_c$, let us show that $s_0.cond(c) = \sigma_0(id_c)$.

Rewriting $s_0.cond(c)$ as false , by definition of s_0 , $\sigma_0(id_c) = \text{false}$.

By construction, id_c is an input port identifier of Boolean type in the \mathcal{H} -VHDL design d , and thus, by property of the \mathcal{H} -VHDL elaboration relation, we can deduce $\sigma_e(id_c) = \text{false}$.

By property of the \mathcal{H} -VHDL initialization relation and $id_c \in Ins(\Delta)$, we can deduce $\sigma_e(id_c) = \sigma_0(id_c)$.

Rewriting $\sigma_0(id_c)$ as $\sigma_e(id_c)$ and $\sigma_e(id_c)$ as false , tautology.

□

A.1.5 Initial states and action executions

Lemma 8 (Initial states equal action executions). *For all $sitpn \in SITPN$, $d \in \text{design}$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_{\mathcal{H}})$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\forall a \in \mathcal{A}, id_a \in Outs(\Delta)$ s.t. $\gamma(a) = id_a$, $s_0.ex(a) = \sigma_0(id_a)$.*

Proof. Given a $a \in \mathcal{A}$ and an $id_a \in Outs(\Delta)$ s.t. $\gamma(a) = id_a$, let us show that $s_0.ex(a) = \sigma_0(id_a)$.

Rewriting $s_0.ex(a)$ as false , by definition of s_0 , $\sigma_0(id_a) = \text{false}$.

By construction, id_a is an output port identifier of Boolean type in the \mathcal{H} -VHDL design d . Moreover, we know that the output port identifier id_a is assigned to false in the generated action

process during the initialization phase (i.e. the assignment is a part of a *reset* block). Thus, we can deduce that $\sigma_0(id_a) = \text{false}$.

Rewriting $\sigma_0(id_a)$ as **false**, tautology.

□

A.1.6 Initial states and function executions

Lemma 9 (Initial states equal function executions). *For all $sitpn \in SITPN$, $d \in design$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_H)$, $\sigma_e, \sigma_0 \in \Sigma(\Delta)$ that verify the hypotheses of Definition 2, then $\forall f \in \mathcal{F}, id_f \in Outs(\Delta)$ s.t. $\gamma(f) = id_f$, $s_0.ex(f) = \sigma_0(id_f)$.*

Proof. Given a $f \in \mathcal{F}$ and an $id_f \in Outs(\Delta)$ s.t. $\gamma(f) = id_f$, let us show that $s_0.ex(f) = \sigma_0(id_f)$.

Rewriting $s_0.ex(f)$ as **false**, by definition of s_0 , $\sigma_0(id_f) = \text{false}$.

By construction, id_f is an output port identifier of Boolean type in the H -VHDL design d , and thus, by property of the H -VHDL elaboration relation, we can deduce $\sigma_e(id_f) = \text{false}$.

By construction, and by property of the initialization relation, we know that the output port identifier id_f is assigned to **false** in the generated function process during the initialization phase (i.e. the assignment is a part of a *reset* block). Thus, we can deduce $\sigma_0(id_f) = \text{false}$.

Rewriting $\sigma_0(id_f)$ as **false**, tautology.

□

A.1.7 Initial states and fired transitions

Lemma 10 (No fired at initial state). $\forall d \in design, \Delta \in ElDesign(d, \mathcal{D}_H), \sigma_e, \sigma_0 \in \Sigma(\Delta), id_t \in Comps(\Delta), gm_t, ipm_t, opm_t$ s.t. :

- $\mathcal{D}_H, \emptyset \vdash d.cs \xrightarrow{\text{elab}} \sigma_0$
- $\Delta, \sigma_e \vdash d.cs \xrightarrow{\text{init}} \sigma_0$
- $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$

then $\sigma_0(id_t)(\text{"fired"}) = \text{false}$.

Proof. Assuming all the above hypotheses, let us show $\sigma_0(id_t)(\text{"fired"}) = \text{false}$.

By property of the initialization relation, $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the *fired_evaluation* process defined in the transition design architecture, we can deduce:

$$\sigma_0(id_t)(\text{"fired"}) = \sigma_0(id_t)(\text{"s_firable"}) . \sigma_0(id_t)(\text{"s_priority_combination"}) \quad (\text{A.2})$$

Rewriting the goal with Equation (A.2): $\sigma_0(id_t)(\text{"sfa"}) . \sigma_0(id_t)(\text{"spc"}) = \text{false}$.

By property of the initialization relation, $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the firable process defined in the transition design architecture, we can deduce $\sigma_0(id_t)(\text{"sfa"}) = \text{false}$.

Rewriting the goal with $\sigma_0(id_t)(\text{"sfa"}) = \text{false}$ and simplifying the goal, tautology. □

A.2 First Rising Edge

Definition 3 (First rising edge hypotheses). Given an $sitpn \in SITPN$, $d \in \text{design}$, $\gamma \in WM(sitpn, d)$, $\Delta \in ElDesign(d, \mathcal{D}_H)$, $\sigma_e, \sigma_0, \sigma_i, \sigma_\uparrow, \sigma \in \Sigma(\Delta)$, $E_c \in \mathbb{N} \rightarrow \mathcal{C} \rightarrow \mathbb{B}$, $E_p \in (\mathbb{N} \times \{\uparrow, \downarrow\}) \rightarrow \text{Ins}(\Delta) \rightarrow \text{value}$, $\tau \in \mathbb{N}$, assume that:

- $\lfloor sitpn \rfloor_H = (d, \gamma)$ and $\mathcal{D}_H, \emptyset \vdash d \xrightarrow{\text{elab}} (\Delta, \sigma_e)$ and $\gamma \vdash E_p \stackrel{\text{env}}{=} E_c$
- σ_0 is the initial state of Δ : $\Delta, \sigma_e \vdash d.cs \xrightarrow{\text{init}} \sigma_0$
- $E_c, \tau \vdash s_0 \xrightarrow{\uparrow_0} s_0$
- $\text{Inject}_\uparrow(\sigma_0, E_p, \tau, \sigma_i)$ and $\Delta, \sigma_i \vdash d.cs \xrightarrow{\uparrow} \sigma_\uparrow$ and $\Delta, \sigma_\uparrow \vdash d.cs \xrightarrow{\theta} \sigma$

Lemma 11 (First rising edge). For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_\uparrow, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then $\gamma, E_c, \tau \vdash s_0 \xrightarrow{\uparrow} \sigma$.

Proof. By definition of the ?? relation, there are 8 points to prove.

1. $\forall p \in P, id_p \in \text{Comps}(\Delta)$ s.t. $\gamma(p) = id_p$, $s_0.M(p) = \sigma(id_p)(\text{"s_marking"})$.
2. $\forall t \in T_i, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$,
 $(upper(I_s(t)) = \infty \wedge s_0.I(t) \leq lower(I_s(t))) \Rightarrow s_0.I(t) = \sigma(id_t)(\text{"s_time_counter"})$
 $\wedge (upper(I_s(t)) = \infty \wedge s_0.I(t) > lower(I_s(t))) \Rightarrow \sigma(id_t)(\text{"s_time_counter"}) = lower(I_s(t))$
 $\wedge (upper(I_s(t)) \neq \infty \wedge s_0.I(t) > upper(I_s(t))) \Rightarrow \sigma(id_t)(\text{"s_time_counter"}) = upper(I_s(t))$
 $\wedge (upper(I_s(t)) \neq \infty \wedge s_0.I(t) \leq upper(I_s(t))) \Rightarrow s_0.I(t) = \sigma(id_t)(\text{"s_time_counter"}))$.
3. $\forall t \in T_i, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, $s_0.reset_t(t) = \sigma(id_t)(\text{"s_reinit_time_counter"})$.
4. $\forall a \in \mathcal{A}, id_a \in \text{Outs}(\Delta)$ s.t. $\gamma(a) = id_a$, $s_0.ex(a) = \sigma(id_a)$.
5. $\forall f \in \mathcal{F}, id_f \in \text{Outs}(\Delta)$ s.t. $\gamma(f) = id_f$, $s_0.ex(f) = \sigma(id_f)$.
6. $\forall t \in T, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, $t \in \text{Sens}(s_0.M) \Leftrightarrow \sigma(id_t)(\text{"s_enabled"}) = \text{true}$.
7. $\forall t \in T, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, $t \notin \text{Sens}(s_0.M) \Leftrightarrow \sigma(id_t)(\text{"s_enabled"}) = \text{false}$.

8. $\forall t \in T, id_t \in Comps(\Delta) \text{ s.t. } \gamma(t) = id_t,$

$$\sigma(id_t)(\text{"s_condition_combination"}) = \prod_{c \in \text{conds}(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

where $\text{conds}(t) = \{c \in \mathcal{C} \mid \mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1\}.$

- Apply the **First rising edge equal marking** lemma to solve 1.
- Apply the **First rising edge equal time counters** lemma to solve 2.
- Apply the **First rising edge equal reset orders** lemma to solve 3.
- Apply the **First rising edge equal action executions** lemma to solve 4.
- Apply the **First rising edge equal function executions** lemma to solve 5.
- Apply the **First rising edge equal sensitized** lemma to solve 6.
- Apply the **First rising edge not equal sensitized** lemma to solve 7.
- Apply the **First rising edge equal condition combination** lemma to solve 8.

□

A.2.1 First rising edge and marking

Lemma 12 (First rising edge equal marking). *For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_\uparrow, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then $\forall p \in P, id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p, s_0.M(p) = \sigma(id_p)(\text{"s_marking"})$.*

Proof. Given a p and an id_p s.t. $\gamma(p) = id_p$, let us show that $s_0.M(p) = \sigma(id_p)(\text{"s_marking"})$. By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$.

By property of the Inject_\uparrow relation, the \mathcal{H} -VHDL rising edge relation, the stabilize relation, $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the marking process defined in the place design architecture, we can deduce:

$$\sigma(id_p)(\text{"sm"}) = \sigma_0(id_p)(\text{"sm"}) + \sigma_0(id_p)(\text{"sits"}) - \sigma_0(id_p)(\text{"sots"}) \quad (\text{A.3})$$

Rewriting the goal with Equation (A.3):

$$s_0.M(p) = \sigma_0(id_p)(\text{"sm"}) + \sigma_0(id_p)(\text{"sits"}) - \sigma_0(id_p)(\text{"sots"}).$$

Appealing to Lemmas 3 and 4, we can deduce $\sigma_0(id_p)(\text{"sits"}) = 0$ and $\sigma_0(id_p)(\text{"sots"}) = 0$.

Rewriting the goal with $\sigma_0(id_p)(\text{"sits"}) = 0$ and $\sigma_0(id_p)(\text{"sots"}) = 0$, $s_0.M(p) = \sigma_0(id_p)(\text{"sm"}).$

Appealing to Lemma 2, $s_0.M(p) = \sigma_0(id_p)(\text{"sm"}).$

□

A.2.2 First rising edge and time counters

Lemma 13 (First rising edge equal time counters). *For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_\uparrow, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then*

$$\begin{aligned} \forall t \in T_i, id_t \in Comps(\Delta) \text{ s.t. } \gamma(t) = id_t, \\ upper(I_s(t)) = \infty \wedge s_0.I(t) \leq lower(I_s(t)) \Rightarrow s_0.I(t) = \sigma(id_t)(\text{"s_time_counter"}) \wedge \\ upper(I_s(t)) = \infty \wedge s_0.I(t) > lower(I_s(t)) \Rightarrow \sigma(id_t)(\text{"s_time_counter"}) = lower(I_s(t)) \wedge \\ upper(I_s(t)) \neq \infty \wedge s_0.I(t) > upper(I_s(t)) \Rightarrow \sigma(id_t)(\text{"s_time_counter"}) = upper(I_s(t)) \wedge \\ upper(I_s(t)) \neq \infty \wedge s_0.I(t) \leq upper(I_s(t)) \Rightarrow s_0.I(t) = \sigma(id_t)(\text{"s_time_counter"}). \end{aligned}$$

Proof. Given a $t \in T_i$ and an $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, let us show that:

1. $upper(I_s(t)) = \infty \wedge s_0.I(t) \leq lower(I_s(t)) \Rightarrow s_0.I(t) = \sigma(id_t)(\text{"s_time_counter"})$
2. $upper(I_s(t)) = \infty \wedge s_0.I(t) > lower(I_s(t)) \Rightarrow \sigma(id_t)(\text{"s_time_counter"}) = lower(I_s(t))$
3. $upper(I_s(t)) \neq \infty \wedge s_0.I(t) > upper(I_s(t)) \Rightarrow \sigma(id_t)(\text{"s_time_counter"}) = upper(I_s(t))$
4. $upper(I_s(t)) \neq \infty \wedge s_0.I(t) \leq upper(I_s(t)) \Rightarrow s_0.I(t) = \sigma(id_t)(\text{"s_time_counter"})$

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$.

Then, let us show the 4 previous points:

1. Assuming that $upper(I_s(t)) = \infty$ and $s_0.I(t) \leq lower(I_s(t))$, let us show $s_0.I(t) = \sigma(id_t)(\text{"stc"})$.

By property of the Inject_\uparrow relation, the \mathcal{H} -VHDL rising edge and stabilize relations, and $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\sigma(id_t)(\text{"stc"}) = \sigma_0(id_t)(\text{"stc"})$.

Rewriting $\sigma(id_t)(\text{"stc"})$ as $\sigma_0(id_t)(\text{"stc"})$, $s_0.I(t) = \sigma_0(id_t)(\text{"stc"})$.

Appealing to Lemma 5, $s_0.I(t) = \sigma_0(id_t)(\text{"stc"})$.

2. Assuming that $upper(I_s(t)) = \infty$ and $s_0.I(t) > lower(I_s(t))$, let us show

$\sigma(id_t)(\text{"stc"}) = lower(I_s(t))$.

By definition, $lower(I_s(t)) \in \mathbb{N}^*$ and $s_0.I(t) = 0$. Then, $lower(I_s(t)) < 0$ is a contradiction.

3. Assuming that $upper(I_s(t)) \neq \infty$ and $s_0.I(t) > upper(I_s(t))$, let us show

$\sigma(id_t)(\text{"stc"}) = upper(I_s(t))$.

By definition, $upper(I_s(t)) \in \mathbb{N}^*$ and $s_0.I(t) = 0$. Then, $upper(I_s(t)) < 0$ is a contradiction.

4. Assuming that $upper(I_s(t)) \neq \infty$ and $s_0.I(t) \leq upper(I_s(t))$, let us show

$s_0.I(t) = \sigma(id_t)(\text{"stc"})$.

By property of the Inject_\uparrow relation, the \mathcal{H} -VHDL rising edge and stabilize relations, and $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\sigma(id_t)(\text{"stc"}) = \sigma_0(id_t)(\text{"stc"})$.

Rewriting $\sigma(id_t)(\text{"stc"})$ as $\sigma_0(id_t)(\text{"stc"})$, $s_0.I(t) = \sigma_0(id_t)(\text{"stc"})$.

Appealing to Lemma 5, $s_0.I(t) = \sigma_0(id_t)(\text{"stc"})$.

□

A.2.3 First rising edge and reset orders

Lemma 14 (First rising edge equal reset orders). *For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_\uparrow, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then*

$\forall t \in T, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t, s_0.reset_t(t) = \sigma(id_t)(\text{"s_reinit_time_counter"})$.

Proof. Given a $t \in T$ and an $id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, let us show that

$s_0.reset_t(t) = \sigma(id_t)(\text{"srtc"})$.

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$.

By property of the stabilize relation, $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the `reinit_time_counter_evaluation` process defined in the transition design architecture, we can deduce:

$$\sigma(id_t)(\text{"srtc"}) = \sum_{i=0}^{\Delta(id_t)(\text{"input_arcs_number"})-1} \sigma(id_t)(\text{"reinit_time"})[i] \quad (\text{A.4})$$

Rewriting the goal with Equation (A.4): $s_0.reset_t(t) = \sum_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma(id_t)(\text{"rt"})[i]$.

Let us perform case analysis on $\text{input}(t)$; there are two cases:

- **CASE** $\text{input}(t) = \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow 1 \rangle \in gm_t$, and by property of the \mathcal{H} -VHDL elaboration relation, we can deduce $\Delta(id_t)(\text{"ian"}) = 1$.

By construction, $\langle \text{reinit_time}(0) \Rightarrow \text{false} \rangle \in ipm_t$, and by property of the \mathcal{H} -VHDL stabilize relation, $\sigma(id_t)(\text{"rt"})[0] = \text{false}$.

Rewriting the goal with $\Delta(id_t)(\text{"ian"}) = 1$ and $\sigma(id_t)(\text{"rt"})[0] = \text{false}$, $s_0.reset_t(t) = \text{false}$.

By definition of s_0 , $s_0.reset_t(t) = \text{false}$.

- **CASE** $\text{input}(t) \neq \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow |\text{input}(t)| \rangle \in gm_t$, and by property of the \mathcal{H} -VHDL elaboration relation, we can deduce $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$.

Rewriting $\Delta(id_t)(\text{"ian"})$ as $|input(t)|$, $s_0.reset_t(t) = \sum_{i=0}^{|input(t)|-1} \sigma(id_t)(\text{"rt"})[i]$.

By definition of s_0 , $s_0.reset_t(t) = \text{false}$. Rewriting $s_0.reset_t(t)$ as false ,

$$\sum_{i=0}^{|input(t)|-1} \sigma(id_t)(\text{"rt"})[i] = \text{false}.$$

Given a $i \in [0, |input(t)| - 1]$, let us show $\sigma(id_t)(\text{"rt"})[i] = \text{false}$.

By construction, and since $input(t) \neq \emptyset$, there exist a $p \in input(t)$, an $id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p$, a gm_p , an ipm_p , an opm_p s.t. $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and there exist a $j \in [0, |output(p)| - 1]$ and an $id_{ji} \in Sigs(\Delta)$ s.t. $\langle \text{reinit_transition_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$.

By property of the stabilize relation, $\langle \text{reinit_transition_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$, we can deduce $\sigma(id_t)(\text{"rt"})[i] = \sigma(id_{ji}) = \sigma(id_p)(\text{"rtt"})[j]$.

Rewriting $\sigma(id_t)(\text{"rt"})[i]$ as $\sigma(id_{ji})$ and $\sigma(id_{ji})$ as $\sigma(id_p)(\text{"rtt"})[j]$, $\sigma(id_p)(\text{"rtt"})[j] = \text{false}$.

By property of the \mathcal{H} -VHDL rising edge and stabilize relations, $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the process defined in the place design architecture, we can deduce:

$$\begin{aligned} \sigma(id_p)(\text{"rtt"})[j] = & ((\sigma_0(id_p)(\text{"oat"})[j] = \text{basic} + \sigma_0(id_p)(\text{"oat"})[j] = \text{test}) \\ & \cdot (\sigma_0(id_p)(\text{"sm"}) - \sigma_0(id_p)(\text{"sots"}) < \sigma_0(id_p)(\text{"oaw"})[j])) \\ & \cdot (\sigma_0(id_p)(\text{"sots"}) > 0) \\ & + (\sigma_0(id_p)(\text{"otf"})[j]) \end{aligned} \quad (\text{A.5})$$

Rewriting the goal with Equation (A.5),

$$\begin{aligned} \text{false} = & ((\sigma_0(id_p)(\text{"oat"})[j] = \text{basic} + \sigma_0(id_p)(\text{"oat"})[j] = \text{test}) \\ & \cdot (\sigma_0(id_p)(\text{"sm"}) - \sigma_0(id_p)(\text{"sots"}) < \sigma_0(id_p)(\text{"oaw"})[j])) \\ & \cdot (\sigma_0(id_p)(\text{"sots"}) > 0) \\ & + (\sigma_0(id_p)(\text{"otf"})[j]) \end{aligned}$$

By construction, there exists an $id_{fj} \in Sigs(\Delta)$ s.t. $\langle \text{fired} \Rightarrow id_{fj} \rangle \in opm_t$ and $\langle \text{output_transitions_fired}(j) \Rightarrow id_{fj} \rangle \in ipm_p$.

By property of the initialization relation, $\langle \text{fired} \Rightarrow id_{fj} \rangle \in opm_t$ and $\langle \text{output_transitions_fired}(j) \Rightarrow id_{fj} \rangle \in ipm_p$, we can deduce $\sigma_0(id_p)(\text{"otf"})[j] = \sigma_0(id_{fj}) = \sigma_0(id_t)(\text{"fired"})$.

Appealing to Lemma 10, we can deduce $\sigma_0(id_t)(\text{"fired"}) = \text{false}$ and consequently $\sigma_0(id_p)(\text{"otf"})[j] = \text{false}$.

Rewriting $\sigma_0(id_p)(\text{"otf"})[j]$ as **false** and simplifying the goal,

$$\begin{aligned} \text{false} = & ((\sigma_0(id_p)(\text{"oat"})[j] = \text{BASIC} + \sigma_0(id_p)(\text{"oat"})[j] = \text{TEST}) \\ & \cdot (\sigma_0(id_p)(\text{"sm"}) - \sigma_0(id_p)(\text{"sots"}) < \sigma_0(id_p)(\text{"oaw"})[j])) \\ & \cdot (\sigma_0(id_p)(\text{"sots"}) > 0)) \end{aligned}$$

Appealing to Lemma 4, we can deduce $\sigma_0(id_p)(\text{"sots"}) = 0$.

Rewriting $\sigma_0(id_p)(\text{"sots"})$ as 0 and simplifying the goal, **tautology**. □

A.2.4 First rising edge and action executions

Lemma 15 (First rising edge equal action executions). *For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_\uparrow, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then*

$$\forall a \in \mathcal{A}, id_a \in \text{Outs}(\Delta) \text{ s.t. } \gamma(a) = id_a, s_0.ex(a) = \sigma(id_a).$$

Proof. Given an $a \in \mathcal{A}$ and an $id_a \in \text{Outs}(\Delta)$ s.t. $\gamma(a) = id_a$, let us show that $s_0.ex(a) = \sigma(id_a)$. By construction, id_a is an output port identifier of Boolean type in the \mathcal{H} -VHDL design d . The generated action process assigns a value to the output port id_a only during the initialization phase or a falling edge phase.

By property of the Inject_\uparrow , \mathcal{H} -VHDL rising edge and stabilize relations, we can deduce $\sigma(id_a) = \sigma_0(id_a)$.

Rewriting $\sigma(id_a)$ as $\sigma_0(id_a)$, $s_0.ex(a) = \sigma_0(id_a)$. Appealing to Lemma 8, $s_0.ex(a) = \sigma_0(id_a)$. □

A.2.5 First rising edge and function executions

Lemma 16 (First rising edge equal function executions). *For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_\uparrow, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then*

$$\forall f \in \mathcal{F}, id_f \in \text{Outs}(\Delta) \text{ s.t. } \gamma(f) = id_f, s_0.ex(f) = \sigma(id_f).$$

Proof. Given an $f \in \mathcal{F}$ and an $id_f \in \text{Outs}(\Delta)$ s.t. $\gamma(f) = id_f$, let us show that $s_0.ex(f) = \sigma(id_f)$.

Rewriting $s_0.ex(f)$ as **false**, by definition of s_0 , $\sigma(id_f) = \text{false}$.

By construction, id_f is an output port identifier of Boolean type in the \mathcal{H} -VHDL design d . The generated function process assigns a value to the output port id_f only during the initialization phase or during a rising edge phase.

By construction, the function process is defined in the behavior of design d , i.e. $\text{ps}(\text{"function"}, \emptyset, sl, ss) \in d.cs$.

Let $trs(f)$ be the set of transitions associated to function f , i.e $trs(f) = \{t \in T \mid \mathbb{F}(t, f) = \text{true}\}$. Let us perform case analysis on $trs(f)$; there are two cases:

- **CASE** $\text{trs}(f) = \emptyset$:

By construction, $\text{id}_f \Leftarrow \text{false} \in ss_{\uparrow}$ where ss_{\uparrow} is the part of the “function” process body executed during a rising edge phase (i.e. a rising edge block statement).

By property of the \mathcal{H} -VHDL rising edge and the stabilize relation, $\sigma(id_f) = \text{false}$.

- **CASE** $\text{trs}(f) \neq \emptyset$:

By construction, $\text{id}_f \Leftarrow \text{id}_{ft_0} + \dots + \text{id}_{ft_n} \in ss_{\uparrow}$ where ss_{\uparrow} is the part of the “function” process body executed during the rising edge phase, and $n = |\text{trs}(f)| - 1$, and for all $i \in [0, n - 1]$, id_{ft_i} is a internal signal of design d .

By property of the Inject_{\uparrow} , the \mathcal{H} -VHDL rising edge and stabilize relations, we can deduce $\sigma(id_f) = \sigma_0(id_{ft_0}) + \dots + \sigma_0(id_{ft_n})$.

Rewriting $\sigma(id_f)$ as $\sigma_0(id_{ft_0}) + \dots + \sigma_0(id_{ft_n})$, $\boxed{\sigma_0(id_{ft_0}) + \dots + \sigma_0(id_{ft_n}) = \text{false}}$.

By construction, for all id_{ft_i} , there exist a $t_i \in \text{trs}(f)$ and an id_{t_i} s.t. $\gamma(t_i) = id_{t_i}$.

By construction and by definition of id_{t_i} , there exist gm_{t_i} , ipm_{t_i} and opm_{t_i} s.t. $\text{comp}(id_{t_i}, "transition", gm_{t_i}, ipm_{t_i}, opm_{t_i}) \in d.cs$.

By construction, $\langle \text{fired} \Rightarrow id_{ft_i} \rangle \in opm_{t_i}$, and by property of the initialization relation $\sigma_0(id_{ft_i}) = \sigma_0(id_{t_i})(\text{"fired"})$.

Rewriting $\sigma_0(id_{ft_i})$ as $\sigma_0(id_{t_i})(\text{"fired"})$, $\boxed{\sigma_0(id_{t_0})(\text{"fired"}) + \dots + \sigma_0(id_{t_n})(\text{"fired"}) = \text{false}}$.

Appealing to Lemma 10, we can deduce $\sigma_0(id_{t_i})(\text{"fired"}) = \text{false}$.

Rewriting all $\sigma_0(id_{t_i})(\text{"fired"})$ as false and simplifying the goal, tautology.

□

A.2.6 First rising edge and sensitization

Lemma 17 (First rising edge equal sensitized). *For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_{\uparrow}, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then*

$\forall t \in T, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t, t \in \text{Sens}(s_0.M) \Leftrightarrow \sigma(id_t)(\text{"s_enabled"}) = \text{true}$.

Proof. See the proof of Lemma 26. □

Lemma 18 (First rising edge not equal sensitized). *For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_{\uparrow}, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then*

$\forall t \in T, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t, t \notin \text{Sens}(s_0.M) \Leftrightarrow \sigma(id_t)(\text{"s_enabled"}) = \text{false}$.

Proof. See the proof of Lemma 27. □

A.2.7 First rising edge and condition combination

Lemma 19 (First rising edge equal condition combination). *For all $sitpn, d, \gamma, \Delta, \sigma_e, \sigma_0, \sigma_i, \sigma_\uparrow, \sigma, E_c, E_p, \tau$ that verify the hypotheses of Definition 3, then*

$\forall t \in T, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$,

$$\sigma(id_t)(\text{"s_condition_combination"}) = \prod_{c \in \text{conds}(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

where $\text{conds}(t) = \{c \in \mathcal{C} \mid \mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1\}$.

Proof. See the proof of Lemma 21. \square

A.3 Rising Edge

Definition 4 (Rising edge hypotheses). *Given an $sitpn \in SITPN, d \in design, \gamma \in WM(sitpn, d), E_c \in \mathbb{N} \rightarrow \mathcal{C} \rightarrow \mathbb{B}, \Delta \in ElDesign(d, \mathcal{D}_H), E_p \in (\mathbb{N} \times \{\uparrow, \downarrow\}) \rightarrow Ins(\Delta) \rightarrow value, \tau \in \mathbb{N}, s, s' \in S(sitpn), \sigma_e, \sigma, \sigma_i, \sigma_\uparrow, \sigma' \in \Sigma(\Delta)$, assume that:*

- $\lfloor sitpn \rfloor_H = (d, \gamma)$ and $\gamma \vdash E_p \stackrel{\text{env}}{=} E_c$ and $\mathcal{D}_H, \emptyset \vdash d \xrightarrow{\text{elab}} \Delta, \sigma_e$
- $\gamma \vdash s \overset{\downarrow}{\approx} \sigma$
- $E_c, \tau \vdash s \xrightarrow{\uparrow} s'$
- $\text{Inject}_\uparrow(\sigma, E_p, \tau, \sigma_i)$ and $\mathcal{D}_H, \Delta, \sigma_i \vdash d.cs \xrightarrow{\uparrow} \sigma_\uparrow$ and $\mathcal{D}_H, \Delta, \sigma_\uparrow \vdash d.cs \xrightarrow{\rightsquigarrow} \sigma'$
- State σ is a stable design state: $\mathcal{D}_H, \Delta, \sigma \vdash d.cs \xrightarrow{\text{comb}} \sigma$

A.3.1 Rising edge and Marking

Lemma 20 (Rising edge equal marking). *For all $sitpn, d, \gamma, E_c, E_p, \tau, \Delta, \sigma_e, s, s', \sigma, \sigma_i, \sigma_\uparrow, \sigma'$ that verify the hypotheses of Def. 4, then $\forall p, id_p$ s.t. $\gamma(p) = id_p, s'.M(p) = \sigma'(id_p)$ ("s_marking").*

Proof. Given a $p \in P$, let us show $s'.M(p) = \sigma'(id_p)$ ("s_marking").

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$.

By definition of the SITPN state transition relation on rising edge:

$$s'.M(p) = s.M(p) - \sum_{t \in \text{Fired}(s)} \text{pre}(p, t) + \sum_{t \in \text{Fired}(s)} \text{post}(t, p) \quad (\text{A.6})$$

By property of the Inject_\uparrow , the H -VHDL rising edge and the stabilize relations, $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the marking process defined

in the place design architecture, we can deduce:

$$\begin{aligned}\sigma'(id_p)(\text{"sm"}) &= \sigma(id_p)(\text{"sm"}) - \sigma(id_p)(\text{"s_output_token_sum"}) \\ &\quad + \sigma(id_p)(\text{"s_input_token_sum"})\end{aligned}\tag{A.7}$$

Rewriting the goal with A.6 and A.7,

$$s.M(p) - \sum_{t \in Fired(s)} pre(p, t) + \sum_{t \in Fired(s)} post(t, p) = \sigma(id_p)(\text{"sm"}) - \sigma(id_p)(\text{"sots"}) + \sigma(id_p)(\text{"sits"}).$$

By definition of the ?? relation, we can deduce $s.M(p) = \sigma(id_p)(\text{"sm"})$, $\sum_{t \in Fired(s)} pre(p, t) = \sigma(id_p)(\text{"sots"})$ and $\sum_{t \in Fired(s)} post(t, p) = \sigma(id_p)(\text{"sits"})$, and thus,

$$s.M(p) - \sum_{t \in Fired(s)} pre(p, t) + \sum_{t \in Fired(s)} post(t, p) = \sigma(id_p)(\text{"sm"}) - \sigma(id_p)(\text{"sots"}) + \sigma(id_p)(\text{"sits"}).$$

□

A.3.2 Rising edge and condition combination

Lemma 21 (Rising edge equal condition combination). *For all $sitpn, d, \gamma, E_c, E_p, \tau, \Delta, \sigma_e, s, s'$, $\sigma, \sigma_i, \sigma_\uparrow, \sigma'$ that verify the hypotheses of Def. 4, then*

$\forall t \in T, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$,

$$\sigma'(id_t)(\text{"s_condition_combination"}) = \prod_{c \in condns(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

where $condns(t) = \{c \in \mathcal{C} \mid \mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1\}$.

Proof. Given a t and an id_t s.t. $\gamma(t) = id_t$, let us show

$$\sigma'(id_t)(\text{"s_condition_combination"}) = \prod_{c \in condns(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}.$$

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$.

By property of the \mathcal{H} -VHDL stabilize relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the condition_evaluation process defined in the transition design architecture, we can deduce:

$$\sigma'(id_t)(\text{"scc"}) = \prod_{i=0}^{\Delta(id_t)(\text{"conditions_number"})-1} \sigma'(id_t)(\text{"input_conditions"})[i]\tag{A.8}$$

Rewriting the goal with A.8,

$$\prod_{i=0}^{\Delta(id_t)(\text{"cn"})-1} \sigma'(id_t)(\text{"ic"})[i] = \prod_{c \in condns(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}.$$

Let us perform case analysis on $condns(t)$; there are two cases:

- **CASE** $\text{conds}(t) = \emptyset$:
$$\prod_{i=0}^{\Delta(\text{id}_t)(\text{"cn"})-1} \sigma'(\text{id}_t)(\text{"ic"})[i] = \text{true}.$$

By construction, $\langle \text{conditions_number} \Rightarrow 1 \rangle \in gm_t$ and $\langle \text{input_conditions}(0) \Rightarrow \text{true} \rangle \in ipm_t$.

By property of the stabilize relation, $\langle \text{conditions_number} \Rightarrow 1 \rangle \in gm_t$ and $\langle \text{input_conditions}(0) \Rightarrow \text{true} \rangle \in ipm_t$, we can deduce $\Delta(\text{id}_t)(\text{"cn"}) = 1$ and $\sigma'(\text{id}_t)(\text{"ic"})[0] = \text{true}$.

Rewriting the goal with $\Delta(\text{id}_t)(\text{"cn"}) = 1$ and $\sigma'(\text{id}_t)(\text{"ic"})[0] = \text{true}$, tautology.

- **CASE** $\text{conds}(t) \neq \emptyset$:

By construction, $\langle \text{conditions_number} \Rightarrow |\text{conds}(t)| \rangle \in gm_t$, and by property of the stabilize relation, we can deduce $\Delta(\text{id}_t)(\text{"cn"}) = |\text{conds}(t)|$.

Rewriting the goal with $\Delta(\text{id}_t)(\text{"cn"}) = |\text{conds}(t)|$:

$$\prod_{i=0}^{|\text{conds}(t)|-1} \sigma'(\text{id}_t)(\text{"ic"})[i] = \prod_{c \in \text{conds}(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

Let us reason by induction on the left product term:

- **BASE CASE:** $\prod_{i=0}^{|\text{conds}(t)|-1} \sigma'(\text{id}_t)(\text{"ic"})[i] = 0$ and $|\text{conds}(t)| - 1 < 0$. Thus, we can deduce that $|\text{conds}(t)| = 0$ which contradicts $\text{conds}(t) \neq \emptyset$.

- **INDUCTION CASE:**

$$\forall \text{conds}' \subseteq \mathcal{C}, \prod_{i=1}^{|\text{conds}(t)|-1} \sigma'(\text{id}_t)(\text{"ic"})[i] = \prod_{c \in \text{conds}'} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

$$\sigma'(\text{id}_t)(\text{"ic"})[0] \cdot \prod_{i=1}^{|\text{conds}(t)|-1} \sigma'(\text{id}_t)(\text{"ic"})[i] = \prod_{c \in \text{conds}(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

By construction, for all $i \in [0, |\text{conds}(t)| - 1]$, there exists $c \in \text{conds}(t)$ and an $\text{id}_c \in \text{Ins}(\Delta)$ such that

- * $\gamma(c) = \text{id}_c$
- * $\mathbb{C}(t, c) = 1$ implies $\langle \text{input_conditions}(i) \Rightarrow \text{id}_c \rangle \in ipm_t$
- * $\mathbb{C}(t, c) = -1$ implies $\langle \text{input_conditions}(i) \Rightarrow \text{not id}_c \rangle \in ipm_t$

For $i = 0$, let us take such a $c \in \text{conds}(t)$ and an id_c with the above properties. By definition of $c \in \text{conds}(t)$, we can deduce $\mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1$. Let us perform case analysis on $\mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1$:

* **CASE $\mathbb{C}(t, c) = 1$:**

Then, we have $\langle \text{input_conditions}(0) \Rightarrow \text{id}_c \rangle \in ipm_t$ and by property of the stabilize relation, we can deduce $\sigma(id_t)(\text{"ic"})[0] = \sigma'(id_c)$.

Rewriting the goal with $\sigma(id_t)(\text{"ic"})[0] = \sigma'(id_c)$:

$$\sigma'(id_c) . \prod_{i=1}^{|conds(t)|-1} \sigma'(id_t)(\text{"ic"})[i] = \prod_{c \in conds(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

By property of the Inject_{\uparrow} relation and $id_c \in Ins(\Delta)$, we can deduce $\sigma'(id_c) = E_p(\tau, \uparrow)(id_c)$.

By property of $\gamma \vdash E_p \stackrel{\text{env}}{=} E_c$, we can deduce $E_p(\tau, \uparrow)(id_c) = E_c(\tau, c)$.

Rewriting the goal with $\sigma'(id_c) = E_p(\tau, \uparrow)(id_c)$ and $E_p(\tau, \uparrow)(id_c) = E_c(\tau, c)$:

$$E_c(\tau, c) . \prod_{i=1}^{|conds(t)|-1} \sigma'(id_t)(\text{"ic"})[i] = \prod_{c \in conds(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

By definition of the \prod operator, we can rewrite the right term of the goal as follows:

$$E_c(\tau, c) . \prod_{i=1}^{|conds(t)|-1} \sigma'(id_t)(\text{"ic"})[i] = E_c(\tau, c) . \prod_{c' \in conds(t) \setminus \{c\}} \begin{cases} E_c(\tau, c') & \text{if } \mathbb{C}(t, c') = 1 \\ \text{not}(E_c(\tau, c')) & \text{if } \mathbb{C}(t, c') = -1 \end{cases}$$

Appealing to the induction hypothesis, tautology.

* **CASE $\mathbb{C}(t, c) = -1$:**

Then, we have $\langle \text{input_conditions}(0) \Rightarrow \text{not id}_c \rangle \in ipm_t$ and by property of the stabilize relation, we can deduce $\sigma(id_t)(\text{"ic"})[0] = \text{not } \sigma'(id_c)$.

Rewriting the goal with $\sigma(id_t)(\text{"ic"})[0] = \text{not } \sigma'(id_c)$:

$$\text{not } \sigma'(id_c) . \prod_{i=1}^{|conds(t)|-1} \sigma'(id_t)(\text{"ic"})[i] = \prod_{c \in conds(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

By property of the Inject_{\uparrow} relation and $id_c \in Ins(\Delta)$, we can deduce $\sigma'(id_c) = E_p(\tau, \uparrow)(id_c)$.

By property of $\gamma \vdash E_p \stackrel{\text{env}}{=} E_c$, we can deduce $E_p(\tau, \uparrow)(id_c) = E_c(\tau, c)$.

Rewriting the goal with $\sigma'(id_c) = E_p(\tau, \uparrow)(id_c)$ and $E_p(\tau, \uparrow)(id_c) = E_c(\tau, c)$:

$$\text{not } E_c(\tau, c) . \prod_{i=1}^{|conds(t)|-1} \sigma'(id_t)(\text{"ic"})[i] = \prod_{c \in conds(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$$

By definition of the \prod operator, we can rewrite the right term of the goal as follows:

$$\text{not } E_c(\tau, c) . \prod_{i=1}^{|conds(t)|-1} \sigma'(id_t)(\text{"ic"})[i] = \text{not } E_c(\tau, c) . \prod_{c' \in conds(t) \setminus \{c\}} \begin{cases} E_c(\tau, c') & \text{if } \mathbb{C}(t, c') = 1 \\ \text{not}(E_c(\tau, c')) & \text{if } \mathbb{C}(t, c') = -1 \end{cases}$$

Appealing to the induction hypothesis, tautology.

□

A.3.3 Rising edge and time counters

Lemma 22 (Rising edge equal time counters). *For all $sitpn, d, \gamma, E_c, E_p, \tau, \Delta, \sigma_e, s, s', \sigma, \sigma_i, \sigma_\uparrow, \sigma'$ that verify the hypotheses of Def. 4, then*

$\forall t \in T_i, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$,

$$\begin{aligned} & (\text{upper}(I_s(t)) = \infty \wedge s'.I(t) \leq \text{lower}(I_s(t)) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})) \\ & \wedge (\text{upper}(I_s(t)) = \infty \wedge s'.I(t) > \text{lower}(I_s(t)) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = \text{lower}(I_s(t))) \\ & \wedge (\text{upper}(I_s(t)) \neq \infty \wedge s'.I(t) > \text{upper}(I_s(t)) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = \text{upper}(I_s(t))) \\ & \wedge (\text{upper}(I_s(t)) \neq \infty \wedge s'.I(t) \leq \text{upper}(I_s(t)) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})). \end{aligned}$$

Proof. Given a $t \in T_i$ and an $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, let us show

$$\begin{aligned} & (\text{upper}(I_s(t)) = \infty \wedge s'.I(t) \leq \text{lower}(I_s(t)) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})) \\ & \wedge (\text{upper}(I_s(t)) = \infty \wedge s'.I(t) > \text{lower}(I_s(t)) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = \text{lower}(I_s(t))) \\ & \wedge (\text{upper}(I_s(t)) \neq \infty \wedge s'.I(t) > \text{upper}(I_s(t)) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = \text{upper}(I_s(t))) \\ & \wedge (\text{upper}(I_s(t)) \neq \infty \wedge s'.I(t) \leq \text{upper}(I_s(t)) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})) \end{aligned}$$

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$.

Then, there are 4 points to show:

1. $\boxed{\text{upper}(I_s(t)) = \infty \wedge s'.I(t) \leq \text{lower}(I_s(t)) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})}$

Assuming that $\text{upper}(I_s(t)) = \infty$ and $s'.I(t) \leq \text{lower}(I_s(t))$, let us show

$$s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"}).$$

By property of the $\text{Inject}_\uparrow, \mathcal{H}$ -VHDL rising edge and stabilize relations, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the `time_counter` process defined in the transition design architecture, we can deduce $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$.

By property of $\gamma \vdash s \approx \sigma$, we can deduce $s.I(t) = \sigma(id_t)(\text{"stc"})$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$ and $s.I(t) = \sigma(id_t)(\text{"stc"})$, tautology.

2. $\boxed{\text{upper}(I_s(t)) = \infty \wedge s'.I(t) > \text{lower}(I_s(t)) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = \text{lower}(I_s(t))}$

Proved in the same fashion as 1.

3. $\boxed{\text{upper}(I_s(t)) \neq \infty \wedge s'.I(t) > \text{upper}(I_s(t)) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = \text{upper}(I_s(t))}$

Proved in the same fashion as 1.

4. $\boxed{\text{upper}(I_s(t)) \neq \infty \wedge s'.I(t) \leq \text{upper}(I_s(t)) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})}$

Proved in the same fashion as 1.

□

A.3.4 Rising edge and reset orders

Lemma 23 (Rising edge equal reset orders). *For all $sitpn, d, \gamma, E_c, E_p, \tau, \Delta, \sigma_e, s, s', \sigma, \sigma_i, \sigma_\uparrow, \sigma'$ that verify the hypotheses of Def. 4, then*

$$\forall t \in T_i, id_t \in Comps(\Delta) \text{ s.t. } \gamma(t) = id_t, s'.reset_t(t) = \sigma'(id_t)(\text{"s_reinit_time_counter"})$$

Proof. Given a $t \in T_i$ and an $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, let us show

$$s'.reset_t(t) = \sigma'(id_t)(\text{"s_reinit_time_counter"}).$$

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$.

By property of the \mathcal{H} -VHDL stabilize relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the `reinit_time_counter_evaluation` process defined in the transition design architecture, we can deduce:

$$\sigma'(id_t)(\text{"srtc"}) = \sum_{i=0}^{\Delta(id_t)(\text{"input_arcs_number"})-1} \sigma'(id_t)(\text{"reinit_time"})[i] \quad (\text{A.9})$$

Rewriting the goal with (A.9), $s'.reset_t(t) = \sum_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"rt"})[i].$

Let us perform case analysis on $input(t)$; there are two cases:

- **CASE** $input(t) = \emptyset$:

By construction, $\langle input_arcs_number \Rightarrow 1 \rangle \in gm_t$, and by property of the elaboration relation, we can deduce $\Delta(id_t)(\text{"ian"}) = 1$.

By construction, there exists an $id_{ft} \in Sigs(\Delta)$ s.t. $\langle \text{reinit_time}(0) \Rightarrow id_{ft} \rangle \in ipm_t$ and $\langle \text{fired} \Rightarrow id_{ft} \rangle \in opm_t$, and by property of the stabilize relation and $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\sigma'(id_t)(\text{"rt"})[0] = \sigma'(id_{ft}) = \sigma'(id_t)(\text{"fired"})$.

Rewriting the goal with $\Delta(id_t)(\text{"ian"}) = 1$ and $\sigma'(id_t)(\text{"rt"})[0] = \sigma'(id_{ft}) = \sigma'(id_t)(\text{"fired"})$:

$$s'.reset_t(t) = \sigma'(id_t)(\text{"fired"}).$$

By property of the stabilize relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the `fired_evaluation` process, we can deduce:

$$\sigma'(id_t)(\text{"fired"}) = \sigma'(id_t)(\text{"s_firable"}) . \sigma'(id_t)(\text{"s_priority_combination"}) \quad (\text{A.10})$$

Rewriting the goal with (A.10):

$$s'.reset_t(t) = \sigma'(id_t)(\text{"s_firable"}) . \sigma'(id_t)(\text{"s_priority_combination"}).$$

By property of the stabilize relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the `priority_authorization_evaluation` process defined in the transition design architecture, we can deduce:

$$\sigma'(id_t)(\text{"spc"}) = \prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"priority_authorizations"})[i] \quad (\text{A.11})$$

As $\Delta(id_t)(\text{"ian"}) = 1$, we can deduce $\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] = \sigma'(id_t)(\text{"pauths"})[0]$.

Rewriting the goal with (A.11) and $\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] = \sigma'(id_t)(\text{"pauths"})[0]$:

$$s'.reset_t(t) = \sigma'(id_t)(\text{"s_firable"}) . \sigma'(id_t)(\text{"pauths"})[0].$$

By construction, $\langle \text{priority_authorizations}(0) \Rightarrow \text{true} \rangle \in ipm_t$, and by property of the stabilize relation and $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\sigma'(id_t)(\text{"pauths"})[0] = \text{true}$.

Rewriting the goal with $\sigma'(id_t)(\text{"pauths"})[0] = \text{true}$, and simplifying the equation:

$$s'.reset_t(t) = \sigma'(id_t)(\text{"s_firable"}).$$

Let us perform case analysis on $t \in Fired(s)$ or $t \notin Fired(s)$:

- **CASE** $t \in Fired(s)$:

By property of E_c , $\tau \vdash s \xrightarrow{\uparrow} s'$ (Rule ??), we can deduce $s'.reset_t(t) = \text{true}$.

Rewriting the goal with $s'.reset_t(t) = \text{true}$: $\sigma'(id_t)(\text{"s_firable"}) = \text{true}$.

By property of the stabilize, the \mathcal{H} -VHDL rising edge and the Inject_\uparrow relations, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the **firable** process defined in the transition design architecture, we can deduce $\sigma(id_t)(\text{"s_firable"}) = \sigma'(id_t)(\text{"s_firable"})$.

Rewriting the goal with $\sigma(id_t)(\text{"s_firable"}) = \sigma'(id_t)(\text{"s_firable"})$, $\sigma(id_t)(\text{"s_firable"}) = \text{true}$.

By property of $\gamma \vdash s \approx \sigma$, we can deduce $t \in \text{Firable}(s) \Leftrightarrow \sigma(id_t)(\text{"sfa"}) = \text{true}$.

Rewriting the goal with $t \in \text{Firable}(s) \Leftrightarrow \sigma(id_t)(\text{"sfa"}) = \text{true}$, $t \in \text{Firable}(s)$.

By property of $t \in Fired(s)$, $t \in \text{Firable}(s)$.

- **CASE** $t \notin Fired(s)$:

By property of $input(t) = \emptyset$, there does not exist any input place connected to t by a basic or test arc. Thus, by property of E_c , $\tau \vdash s \xrightarrow{\uparrow} s'$ (Rule ??), we can deduce $s'.reset_t(t) = \text{false}$.

Rewriting the goal with $s'.reset_t(t) = \text{false}$: $\sigma'(id_t)(\text{"s_firable"}) = \text{false}$.

By property of the stabilize, the \mathcal{H} -VHDL rising edge and the Inject_\uparrow relations, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the **firable** process defined in the transition design architecture, we can deduce $\sigma(id_t)(\text{"sfa"}) = \sigma'(id_t)(\text{"sfa"})$.

Rewriting the goal with $\sigma(id_t)(\text{"sfa"}) = \sigma'(id_t)(\text{"sfa"})$, $\sigma(id_t)(\text{"sfa"}) = \text{false}$.

By property of $\gamma \vdash s \approx \sigma$, we can deduce $t \notin \text{Firable}(s) \Leftrightarrow \sigma(id_t)(\text{"sfa"}) = \text{false}$.

By property of $t \notin Fired(s)$ and $input(t) = \emptyset$, $t \notin \text{Firable}(s)$.

- **CASE** $\text{input}(t) \neq \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow |\text{input}(t)| \rangle \in gm_t$, and by property of the elaboration relation, we can deduce $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$.

Rewriting the goal with $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$, $s'.reset_t(t) = \sum_{i=0}^{|\text{input}(t)|-1} \sigma'(id_t)(\text{"rt"})[i]$.

Let us perform case analysis on $t \in Fired(s)$ or $t \notin Fired(s)$:

- **CASE** $t \in Fired(s)$:

By property of $E_c, \tau \vdash s \xrightarrow{\uparrow} s'$ (Rule ??), we can deduce $s'.reset_t(t) = \text{true}$.

Rewriting the goal with $s'.reset_t(t) = \text{true}$, $\sum_{i=0}^{|\text{input}(t)|-1} \sigma'(id_t)(\text{"rt"})[i] = \text{true}$.

To prove the goal, let us show $\exists i \in [0, |\text{input}(t)| - 1] \text{ s.t. } \sigma'(id_t)(\text{"rt"})[i] = \text{true}$.

By construction, and $\text{input}(t) \neq \emptyset$, there exist $p \in \text{input}(t)$ and $id_p \in \text{Comps}(\Delta)$ s.t. $\gamma(p) = id_p$.

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$.

By construction, there exist an $i \in [0, |\text{input}(t)| - 1]$, a $j \in [0, |\text{output}(p)| - 1]$ and $id_{ji} \in Sigs(\Delta)$ s.t. $\langle \text{reinit_transition_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and

$\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$. Let us take such an i, j and id_{ji} , and let us use i to prove the goal: $\sigma'(id_t)(\text{"rt"})[i] = \text{true}$.

By property of the stabilize relation, $\langle \text{reinit_transition_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$, we can deduce $\sigma'(id_t)(\text{"rt"})[i] = \sigma'(id_{ji}) = \sigma'(id_p)(\text{"rtt"})[j]$.

Rewriting the goal with $\sigma'(id_t)(\text{"rt"})[i] = \sigma'(id_{ji}) = \sigma'(id_p)(\text{"rtt"})[j], \sigma'(id_p)(\text{"rtt"})[j] = \text{true}$.

By property of the Inject_\uparrow , the \mathcal{H} -VHDL rising edge and the stabilize relations, $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the $\text{reinit_transitions_time_evaluation}$ process defined in the place design architecture, we can deduce:

$$\begin{aligned} \sigma'(id_p)(\text{"rtt"})[j] &= ((\sigma(id_p)(\text{"oat"})[j] = \text{basic} + \sigma(id_p)(\text{"oat"})[j] = \text{test}) \\ &\quad \cdot (\sigma(id_p)(\text{"sm"}) - \sigma(id_p)(\text{"sots"}) < \sigma(id_p)(\text{"oaw"})[j])) \\ &\quad \cdot (\sigma(id_p)(\text{"sots"}) > 0)) \\ &\quad + \sigma(id_p)(\text{"otf"})[j] \end{aligned} \tag{A.12}$$

Rewriting the goal with (A.12),

$$\begin{aligned} \text{true} = & ((\sigma(id_p)(“oat”)[j] = \text{basic} + \sigma(id_p)(“oat”)[j] = \text{test}) \\ & \cdot (\sigma(id_p)(“sm”) - \sigma(id_p)(“sots”) < \sigma(id_p)(“oaw”)[j])) \\ & \cdot (\sigma(id_p)(“sots”) > 0)) \\ & + (\sigma(id_p)(“otf”)[j]) \end{aligned}$$

By construction, there exists $id_{ft} \in Sigs(\Delta)$ s.t. $\langle \text{output_transitions_fired}(j) \Rightarrow id_{ft} \rangle \in ipm_p$ and $\langle id_{ft} \Rightarrow id_{ft} \rangle \in opm_t$. By property of state σ as being a stable state, we can deduce $\sigma(id_t)(“fired”) = \sigma(id_{ft}) = \sigma(id_p)(“otf”)[j]$.

Rewriting the goal with $\sigma(id_t)(“fired”) = \sigma(id_{ft}) = \sigma(id_p)(“otf”)[j]$,

$$\begin{aligned} \text{true} = & ((\sigma(id_p)(“oat”)[j] = \text{basic} + \sigma(id_p)(“oat”)[j] = \text{test}) \\ & \cdot (\sigma(id_p)(“sm”) - \sigma(id_p)(“sots”) < \sigma(id_p)(“oaw”)[j])) \\ & \cdot (\sigma(id_p)(“sots”) > 0)) \\ & + \sigma(id_t)(“fired”) \end{aligned}$$

By property of $\gamma \vdash s \stackrel{\downarrow}{\approx} \sigma$, we can deduce $t \in Fired(s) \Leftrightarrow \sigma(id_t)(“fired”) = \text{true}$.

Rewriting the goal with $t \in Fired(s) \Leftrightarrow \sigma(id_t)(“fired”) = \text{true}$ and simplify the goal, then **tautology**.

- **CASE** $t \notin Fired(s)$: Then, there are two cases that will determine the value of $s'.reset_t(t)$. Either there exists a place p with an output token sum greater than zero, that is connected to t by an **basic** or **test** arc, and such that the transient marking of p disables t ; or such a place does not exist (the predicate is decidable).

* **CASE** there exists such a place p as described above:

Then, let us take such a place p and $\omega \in \mathbb{N}^*$ s.t.:

1. $\sum_{t_i \in Fired(s)} pre(p, t_i) > 0$
2. $pre(p, t) = (\omega, \text{basic}) \vee pre(p, t) = (\omega, \text{test})$
3. $s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) < \omega$

We will only consider the case where $pre(p, t) = (\omega, \text{basic})$; the proof is the similar when $pre(p, t) = (\omega, \text{test})$.

Assuming that p exists, and by property of $E_c, \tau \vdash s \xrightarrow{\uparrow} s'$ (Rule ??), we can deduce $s'.reset_t(t) = \text{true}$.

Rewriting the goal with $s'.reset_t(t) = \text{true}$, $\sum_{i=0}^{|input(t)|-1} \sigma'(id_t)(“rt”)[i] = \text{true}$.

To prove the goal, let us show $\exists i \in [0, |input(t)| - 1] \text{ s.t. } \sigma'(id_t)(“rt”)[i] = \text{true}$.

By construction, there exists $id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p$.

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$.

By construction, there exist an $i \in [0, |input(t)| - 1]$, a $j \in [0, |output(p)| - 1]$ and $id_{ji} \in Sigs(\Delta)$ s.t. $\langle \text{reinit_transition_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$. Let us take such an i, j and id_{ji} , and let us use i to prove the goal: $\sigma'(id_t)(rtt)[i] = \text{true}$.

By property of the stabilize relation, $\langle \text{reinit_transition_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$, we can deduce $\sigma'(id_t)(rtt)[i] = \sigma'(id_{ji}) = \sigma'(id_p)(rtt)[j]$.

Rewriting the goal with $\sigma'(id_t)(rtt)[i] = \sigma'(id_{ji}) = \sigma'(id_p)(rtt)[j]$, $\sigma'(id_p)(rtt)[j] = \text{true}$.

By property of the Inject_\uparrow , the \mathcal{H} -VHDL rising edge and the stabilize relation, and through the examination of the `reinit_transitions_time_evaluation` process defined in the place design architecture, we can deduce:

$$\begin{aligned} \sigma'(id_p)(rtt)[j] &= ((\sigma(id_p)(oat)[j] = \text{basic} + \sigma(id_p)(oat)[j] = \text{test}) \\ &\quad \cdot (\sigma(id_p)(sm) - \sigma(id_p)(sots) < \sigma(id_p)(oaw)[j])) \\ &\quad \cdot (\sigma(id_p)(sots) > 0)) \\ &\quad + \sigma(id_p)(otf)[j] \end{aligned} \tag{A.13}$$

Rewriting the goal with (A.13),

$$\begin{aligned} \text{true} &= ((\sigma(id_p)(oat)[j] = \text{basic} + \sigma(id_p)(oat)[j] = \text{test}) \\ &\quad \cdot (\sigma(id_p)(sm) - \sigma(id_p)(sots) < \sigma(id_p)(oaw)[j])) \\ &\quad \cdot (\sigma(id_p)(sots) > 0)) \\ &\quad + \sigma(id_p)(otf)[j] \end{aligned}$$

By construction, $\langle \text{output_arcs_types}(j) \Rightarrow \text{basic} \rangle \in ipm_p$ and $\langle \text{output_arcs_weights}(j) \Rightarrow \omega \rangle \in ipm_p$.

By property of the stabilize relation and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_p)(oat)[j] = \text{basic}$ and $\sigma'(id_p)(oaw)[j] = \omega$.

By property of $\gamma \vdash s \stackrel{\downarrow}{\approx} \sigma$, we can deduce $\sigma(id_p)(sm) = s.M(p)$ and $\sigma(id_p)(sots) = \sum_{t_i \in Fired(s)} pre(p, t_i)$.

Rewriting the goal with $\sigma'(id_p)(oat)[j] = \text{basic}$, $\sigma'(id_p)(oaw)[j] = \omega$, $\sigma(id_p)(sm) = s.M(p)$ and $\sigma(id_p)(sots) = \sum_{t_i \in Fired(s)} pre(p, t_i)$, and simplifying the goal:

$$((s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) < \omega) \cdot (\sum_{t_i \in Fired(s)} pre(p, t_i) > 0)) + \sigma(id_t)(fired) = \text{true}$$

We assumed that $s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) < \omega$ and $\sum_{t_i \in Fired(s)} pre(p, t_i) > 0$. Thus, by assumption:

$$((s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) < \omega) . (\sum_{t_i \in Fired(s)} pre(p, t_i) > 0)) + \sigma(id_t)(“fired”) = \text{true}$$

* **CASE** such a place does not exist:

Then, let us assume that, for all place $p \in P$

1. $\sum_{t_i \in Fired(s)} pre(p, t_i) = 0$
2. or $\forall \omega \in \mathbb{N}^*, pre(p, t) = (\omega, \text{basic}) \vee pre(p, t) = (\omega, \text{test}) \Rightarrow s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) \geq \omega$.

In that case, by property of E_c , $\tau \vdash s \xrightarrow{\uparrow} s'$ (Rule ??), we can deduce $s'.reset_t(t) = \text{false}$.

Rewriting the goal with $s'.reset_t(t) = \text{false}$: $\sum_{i=0}^{|input(t)|-1} \sigma'(id_t)(“rt”)[i] = \text{false}$.

To prove the goal, let us show $\forall i \in [0, |input(t)| - 1], \sigma'(id_t)(“rt”)[i] = \text{false}$.

Given an $i \in [0, |input(t)| - 1]$, let us show $\sigma'(id_t)(“rt”)[i] = \text{false}$.

By construction, there exist a $p \in input(t)$, an $id_p \in Comps(\Delta)$, gm_p, ipm_p, opm_p , a $j \in [0, |output(p)| - 1]$, an $id_{ji} \in Sigs(\Delta)$ s.t. $\gamma(p) = id_p$ and $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$ and $\langle \text{reinit_transition_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$. Let us take such a $p, id_p, gm_p, ipm_p, opm_p, j$ and id_{ji} .

By property of the stabilize relation, $\langle \text{reinit_transition_time}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{reinit_time}(i) \Rightarrow id_{ji} \rangle \in ipm_t$, we can deduce $\sigma'(id_t)(“rt”)[i] = \sigma'(id_{ji}) = \sigma'(id_p)(“rtt”)[j]$.

Rewriting the goal with $\sigma'(id_t)(“rt”)[i] = \sigma'(id_{ji}) = \sigma'(id_p)(“rtt”)[j]$: $\sigma'(id_p)(“rtt”)[j] = \text{false}$.

By property of the Inject_\uparrow , the \mathcal{H} -VHDL rising edge and the stabilize relations, $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the `reinit_transitions_time_evaluation` process defined in the place design architecture, we can deduce:

$$\begin{aligned} \sigma'(id_p)(“rtt”)[j] = & ((\sigma(id_p)(“oat”)[j] = \text{basic} + \sigma(id_p)(“oat”)[j] = \text{test}) \\ & .(\sigma(id_p)(“sm”) - \sigma(id_p)(“sots”) < \sigma(id_p)(“oaw”)[j]) \\ & .(\sigma(id_p)(“sots”) > 0)) \\ & + \sigma(id_p)(“otf”)[j] \end{aligned} \tag{A.14}$$

Rewriting the goal with (A.14),

$$\begin{aligned} \text{false} = & ((\sigma(id_p)(“oat”)[j] = \text{basic} + \sigma(id_p)(“oat”)[j] = \text{test}) \\ & \cdot (\sigma(id_p)(“sm”) - \sigma(id_p)(“sots”) < \sigma(id_p)(“oaw”)[j]) \\ & \cdot (\sigma(id_p)(“sots”) > 0)) \\ & + \sigma(id_p)(“otf”)[j]) \end{aligned}$$

By construction, there exists $id_{ft} \in Sigs(\Delta)$ s.t. $\langle \text{output_transitions_ fired}(j) \Rightarrow id_{ft} \rangle \in ipm_p$ and $\langle id_{ft} \Rightarrow id_{ft} \rangle \in opm_t$. By property of state σ as being a stable state, we can deduce $\sigma(id_t)(“fired”) = \sigma(id_{ft}) = \sigma(id_p)(“otf”)[j]$.

Rewriting the goal with $\sigma(id_t)(“fired”) = \sigma(id_{ft}) = \sigma(id_p)(“otf”)[j]$:

$$\begin{aligned} \text{false} = & ((\sigma(id_p)(“oat”)[j] = \text{basic} + \sigma(id_p)(“oat”)[j] = \text{test}) \\ & \cdot (\sigma(id_p)(“sm”) - \sigma(id_p)(“sots”) < \sigma(id_p)(“oaw”)[j]) \\ & \cdot (\sigma(id_p)(“sots”) > 0)) \\ & + \sigma(id_t)(“fired”)) \end{aligned}$$

By property of $\gamma \vdash s \stackrel{\downarrow}{\approx} \sigma$, we can deduce $t \notin Fired(s) \Leftrightarrow \sigma(id_t)(“fired”) = \text{false}$

Rewriting the goal with $t \notin Fired(s) \Leftrightarrow \sigma(id_t)(“fired”) = \text{false}$ and simplifying the goal:

$$\begin{aligned} \text{false} = & ((\sigma(id_p)(“oat”)[j] = \text{basic} + \sigma(id_p)(“oat”)[j] = \text{test}) \\ & \cdot (\sigma(id_p)(“sm”) - \sigma(id_p)(“sots”) < \sigma(id_p)(“oaw”)[j]) \\ & \cdot (\sigma(id_p)(“sots”) > 0)) \end{aligned}$$

Then, based on the assumptions made at the beginning of case, there are two cases:

1. **CASE** $\sum_{t_i \in Fired(s)} pre(p, t_i) = 0$:

By property of $\gamma \vdash s \stackrel{\downarrow}{\approx} \sigma$, we can deduce $\sum_{t_i \in Fired(s)} pre(p, t_i) = \sigma(id_p)(“sots”)$.

Rewriting the goal with $\sum_{t_i \in Fired(s)} pre(p, t_i) = \sigma(id_p)(“sots”)$ and $\sum_{t_i \in Fired(s)} pre(p, t_i) = 0$, and simplifying the goal: **tautology**.

2. **CASE** $\forall \omega \in \mathbb{N}^*, pre(p, t) = (\omega, \text{basic}) \vee pre(p, t) = (\omega, \text{test}) \Rightarrow s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) \geq \omega$:

Let us perform case analysis on $pre(p, t)$; there are two cases:

- (a) **CASE** $pre(p, t) = (\omega, \text{basic})$ or $pre(p, t) = (\omega, \text{test})$:

By construction, $\langle \text{output_arcs_weights}(j) \Rightarrow \omega \rangle \in ipm_p$.

By property of stable state σ and $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma(id_p)(“oaw”)[j] = \omega$.

By property of $\gamma \vdash s \overset{\downarrow}{\approx} \sigma$, we can deduce $\sigma(id_p)(“sm”) = s.M(p)$ and $\sigma(id_p)(“sots”) = \sum_{t_i \in Fired(s)} pre(p, t_i)$.

Rewriting the goal with $\sigma(id_p)(“oaw”)[j] = \omega$, $\sigma(id_p)(“sm”) = s.M(p)$ and $\sigma(id_p)(“sots”) = \sum_{t_i \in Fired(s)} pre(p, t_i)$:

$$\begin{aligned} \text{false} = & ((\sigma(id_p)(“oat”)[j] = \text{basic} + \sigma(id_p)(“oat”)[j] = \text{test}) \\ & \cdot (s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) < \omega) \\ & \cdot (\sum_{t_i \in Fired(s)} pre(p, t_i) > 0)) \end{aligned}$$

We assumed that $s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) \geq \omega$, and then we can deduce $s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) < \omega = \text{false}$.

Rewriting the goal with $s.M(p) - \sum_{t_i \in Fired(s)} pre(p, t_i) < \omega = \text{false}$, and simplifying the goal, tautology.

(b) CASE $pre(p, t) = (\omega, \text{inhib})$:

By construction, $<\text{output_arcs_types}(j) \Rightarrow \text{inhib}> \in ipm_p$.

By property of stable state σ and $\text{comp}(id_p, “place”, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma(id_p)(“oat”)[j] = \text{inhib}$.

Rewriting the goal with $\sigma(id_p)(“oat”)[j] = \text{inhib}$, and simplifying the goal, tautology.

□

A.3.5 Rising edge and action executions

Lemma 24 (Rising edge equal action executions). *For all $sitpn, d, \gamma, E_c, E_p, \tau, \Delta, \sigma_e, s, s', \sigma, \sigma_i, \sigma_\uparrow, \sigma'$ that verify the hypotheses of Def. 4, then*

$$\forall a \in \mathcal{A}, id_a \in Outs(\Delta) \text{ s.t. } \gamma(a) = id_a, s'.ex(a) = \sigma'(id_a).$$

Proof. Given an $a \in \mathcal{A}$ and an $id_a \in Outs(\Delta)$ s.t. $\gamma(a) = id_a$, let us show $s'.ex(a) = \sigma'(id_a)$.

By property of $E_c, \tau \vdash s \xrightarrow{\uparrow} s'$, we can deduce $s.ex(a) = s'.ex(a)$.

By construction, id_a is an output port identifier of Boolean type in the \mathcal{H} -VHDL design d . The generated ‘‘action’’ process is responsible for the assignment of the $id a$ only during the initialization phase or during a falling edge phase.

By property of the \mathcal{H} -VHDL Inject $^\uparrow$, rising edge, stabilize relations, and the ‘‘action’’ process, we can deduce $\sigma(id_a) = \sigma'(id_a)$.

Rewriting the goal with $s.ex(a) = s'.ex(a)$ and $\sigma(id_a) = \sigma'(id_a)$, $s.ex(a) = \sigma(id_a)$.

By property of $\gamma \vdash s \overset{\downarrow}{\approx} \sigma$, $s.ex(a) = \sigma(id_a)$. □

A.3.6 Rising edge and function executions

Lemma 25 (Rising edge equal function executions). *For all $sitpn, d, \gamma, E_c, E_p, \tau, \Delta, \sigma_e, s, s', \sigma, \sigma_i, \sigma_\uparrow, \sigma'$ that verify the hypotheses of Def. 4, then*

$$\forall f \in \mathcal{F}, id_f \in Outs(\Delta) \text{ s.t. } \gamma(f) = id_f, s'.ex(f) = \sigma'(id_f).$$

Proof. Given an $f \in \mathcal{F}$ and an $id_f \in Outs(\Delta)$ s.t. $\gamma(f) = id_f$, let us show $s'.ex(f) = \sigma'(id_f)$.

By property of $E_c, \tau \vdash s \xrightarrow{\uparrow} s'$ (Rule ??):

$$s'.ex(f) = \sum_{t \in Fired(s)} \mathbb{F}(t, f) \quad (\text{A.15})$$

By construction, id_f is an output port identifier of Boolean type in the \mathcal{H} -VHDL design d . The generated function process assigns a value to the output port id_f only during the initialization phase or during a rising edge phase.

By construction, the function process is defined in the behavior of design d , i.e.

$$\text{ps("function", } \emptyset, sl, ss) \in d.cs.$$

Let $trs(f)$ be the set of transitions associated to function f , i.e $trs(f) = \{t \in T \mid \mathbb{F}(t, f) = \text{true}\}$.

Let us perform case analysis on $trs(f)$; there are two cases:

- **CASE** $trs(f) = \emptyset$:

By construction, $\text{id}_f \Leftarrow \text{false} \in ss_\uparrow$ where ss_\uparrow is the part of the function process body executed during a rising edge phase.

By property of the \mathcal{H} -VHDL rising edge, the stabilize relations and $\text{ps("function", } \emptyset, sl, ss) \in d.cs$, we can deduce $\sigma'(id_f) = \text{false}$.

By property of $\sum_{t \in Fired(s)} \mathbb{F}(t, f)$ and $trs(f) = \emptyset$, we can deduce $\sum_{t \in Fired(s)} \mathbb{F}(t, f) = \text{false}$.

Rewriting the goal with (A.15), $\sigma'(id_f) = \text{false}$ and $\sum_{t \in Fired(s)} \mathbb{F}(t, f) = \text{false}$: tautology.

- **CASE** $trs(f) \neq \emptyset$:

By construction, $\text{id}_f \Leftarrow \text{id}_{ft_0} + \dots + \text{id}_{ft_n} \in ss_\uparrow$, where $\text{id}_{ft_i} \in Sigs(\Delta)$, ss_\uparrow is the part of the function process body executed during a rising edge phase, and $n = |trs(f)| - 1$.

By property of the Inject_\uparrow , the \mathcal{H} -VHDL rising edge, the stabilize relations, and $\text{ps("function", } \emptyset, sl, ss) \in d.cs$, we can deduce:

$$\sigma'(id_f) = \sigma(id_{ft_0}) + \dots + \sigma(id_{ft_n}) \quad (\text{A.16})$$

Rewriting the goal with (A.15) and (A.16), $\sum_{t \in Fired(s)} \mathbb{F}(t, f) = \sigma(id_{ft_0}) + \dots + \sigma(id_{ft_n})$.

Let us reason on the value of $\sigma(id_{ft_0}) + \dots + \sigma(id_{ft_n})$; there are two cases:

- **CASE** $\sigma(id_{ft_0}) + \dots + \sigma(id_{ft_n}) = \text{true}$:

Then, we can rewrite the goal as follows:

$$\sum_{t \in Fired(s)} \mathbb{F}(t, f) = \text{true}.$$

To prove the above goal, let us show $\exists t \in Fired(s) \text{ s.t. } \mathbb{F}(t, f) = \text{true}$.

From $\sigma(id_{ft_0}) + \dots + \sigma(id_{ft_n}) = \text{true}$, we can deduce $\exists id_{ft_i} \text{ s.t. } \sigma(id_{ft_i}) = \text{true}$. Let us take such an id_{ft_i} .

By construction, there exist a $t \in \text{trs}(f)$, an $id_t \in \text{Comps}(\Delta)$, gm_t, ipm_t, opm_t such that:

- * $\gamma(t) = id_t$
- * $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$
- * $\langle \text{fired} \Rightarrow id_{ft_i} \rangle \in opm_t$

By property of σ as being a stable design state, and $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\sigma(id_t)(\text{"fired"}) = \sigma(id_{ft_i})$, and thus that $\sigma(id_t)(\text{"fired"}) = \text{true}$.

By property of $\gamma \vdash s \approx \sigma$, we can deduce $t \in Fired(s)$.

Let us use t to prove the goal: $\mathbb{F}(t, f) = \text{true}$.

By definition of $t \in \text{trs}(f)$, $\mathbb{F}(t, f) = \text{true}$.

- **CASE** $\sigma(id_{ft_0}) + \dots + \sigma(id_{ft_n}) = \text{false}$:

Then, we can rewrite the goal as follows:

$$\sum_{t \in Fired(s)} \mathbb{F}(t, f) = \text{false}.$$

To prove the above goal, let us show $\forall t \in Fired(s) \text{ s.t. } \mathbb{F}(t, f) = \text{false}$.

Given a $t \in Fired(s)$, let us show $\mathbb{F}(t, f) = \text{false}$.

Let us perform case analysis on $\mathbb{F}(t, f)$; there are 2 cases:

- * **CASE** $\mathbb{F}(t, f) = \text{false}$.
- * **CASE** $\mathbb{F}(t, f) = \text{true}$:

By construction, there exist an $id_t \in \text{Comps}(\Delta)$, gm_t, ipm_t, opm_t and $id_{ft_i} \in \text{Sigs}(\Delta)$ such that:

- $\gamma(t) = id_t$
- $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$
- $\langle \text{fired} \Rightarrow id_{ft_i} \rangle \in opm_t$

By property of stable design state σ and $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\sigma(id_t)(\text{"fired"}) = \sigma(id_{ft_i})$.

By property of $\gamma \vdash s \approx \sigma$, we can deduce $t \in Fired(s) \Leftrightarrow \sigma(id_t)(\text{"fired"}) = \text{true}$.

Since $t \in Fired(s)$, we can deduce $\sigma(id_t)(\text{"fired"}) = \text{true}$, and from $\sigma(id_t)(\text{"fired"}) = \sigma(id_{ft_i})$, we can deduce $\sigma(id_{ft_i}) = \text{true}$.

Then, $\sigma(id_{ft_i}) = \text{true}$ contradicts $\sigma(id_{ft_0}) + \dots + \sigma(id_{ft_n}) = \text{false}$.

□

A.3.7 Rising edge and sensitization

Lemma 26 (Rising edge equal sensitized). *For all $sitpn, d, \gamma, E_c, E_p, \tau, \Delta, \sigma_e, s, s', \sigma, \sigma_i, \sigma_\uparrow, \sigma'$ that verify the hypotheses of Def. 4, then*

$$\forall t \in T, id_t \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t) = id_t, t \in \text{Sens}(s'.M) \Leftrightarrow \sigma'(id_t)(\text{"s_enabled"}) = \text{true}.$$

Proof. Given a $t \in T$ and an $id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, let us show

$$t \in \text{Sens}(s'.M) \Leftrightarrow \sigma'(id_t)(\text{"s_enabled"}) = \text{true}.$$

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs..$ Then, the proof is in two parts:

1. Assuming that $t \in \text{Sens}(s'.M)$, let us show $\sigma'(id_t)(\text{"s_enabled"}) = \text{true}.$

By property of the stabilize relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the enable_evaluation process defined in the transition design architecture:

$$\sigma'(id_t)(\text{"se"}) = \prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"input_arcs_valid"})[i] \quad (\text{A.17})$$

Rewriting the goal with (A.17), $\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"iav"})[i] = \text{true}.$

To prove the goal, let us show that $\forall i \in [0, \Delta(id_t)(\text{"ian"}) - 1], \sigma'(id_t)(\text{"iav"})[i] = \text{true}.$

Given an $i \in [0, \Delta(id_t)(\text{"ian"}) - 1]$, let us show $\sigma'(id_t)(\text{"iav"})[i] = \text{true}.$

Let us perform case analysis on $\text{input}(t)$.

- **CASE** $\text{input}(t) = \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow 1 \rangle \in gm_t$ and $\langle \text{input_arcs_valid}(0) \Rightarrow \text{true} \rangle \in ipm_t$.

By property of the elaboration and stabilize relations and $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\Delta(id_t)(\text{"ian"}) = 1$ and $\sigma'(id_t)(\text{"iav"})[0] = \text{true}.$

Thanks to $\Delta(id_t)(\text{"ian"}) = 1$, we can deduce that $i = 0$.

Rewriting the goal with $\sigma'(id_t)(\text{"iav"})[0] = \text{true}$, tautology.

- **CASE** $\text{input}(t) \neq \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow |\text{input}(t)| \rangle \in gm_t$.

By property of the elaboration relation and $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$.

Thanks to $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$, we know that $i \in [0, |\text{input}(t)| - 1]$.

By construction, there exist a $p \in \text{input}(t)$, $id_p \in \text{Comps}(\Delta)$, $gm_p, ipm_p, opm_p, j \in [0, |\text{output}(p)| - 1]$ and $id_{ji} \in \text{Sigs}(\Delta)$ s.t. $\gamma(p) = id_p$ and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$ and $\langle \text{output_arcs_valid}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{input_arcs_valid}(i) \Rightarrow id_{ji} \rangle \in ipm_t$.

By property of the stabilize relation, $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$ and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_t)(\text{"iav"})[i] = \sigma'(id_{ji}) = \sigma'(id_p)(\text{"oav"})[j]$.

Rewriting the goal with $\sigma'(id_t)(\text{"iav"})[i] = \sigma'(id_{ji}) = \sigma'(id_p)(\text{"oav"})[j]$:

$$\boxed{\sigma'(id_p)(\text{"oav"})[j] = \text{true.}}$$

By property of the stabilize relation, $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the marking_validation_evaluation process defined in the place design architecture, we can deduce:

$$\begin{aligned} \sigma'(id_p)(\text{"oav"})[j] &= ((\sigma'(id_p)(\text{"oat"})[j] = \text{basic} + \sigma'(id_p)(\text{"oat"})[j] = \text{test}) \\ &\quad \cdot \sigma'(id_p)(\text{"sm"}) \geq \sigma'(id_p)(\text{"oaw"})[j]) \\ &\quad + (\sigma'(id_p)(\text{"oat"})[j] = \text{inhib} \cdot \sigma'(id_p)(\text{"sm"}) < \sigma'(id_p)(\text{"oaw"})[j]) \end{aligned} \quad (\text{A.18})$$

Rewriting the goal with (A.18),

$$\boxed{\begin{aligned} \text{true} &= ((\sigma'(id_p)(\text{"oat"})[j] = \text{basic} + \sigma'(id_p)(\text{"oat"})[j] = \text{test}) \\ &\quad \cdot \sigma'(id_p)(\text{"sm"}) \geq \sigma'(id_p)(\text{"oaw"})[j]) \\ &\quad + (\sigma'(id_p)(\text{"oat"})[j] = \text{inhib} \cdot \sigma'(id_p)(\text{"sm"}) < \sigma'(id_p)(\text{"oaw"})[j]) \end{aligned}}$$

Let us perform case analysis on $\text{pre}(p, t)$; there are 3 cases:

- **CASE** $\text{pre}(p, t) = (\omega, \text{basic})$:

By construction, $\langle \text{output_arcs_types}(j) \Rightarrow \text{basic} \rangle \in ipm_p$ and $\langle \text{output_arcs_weights}(j) \Rightarrow \omega \rangle \in ipm_p$.

By property of the stabilize relation and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_p)(\text{"oat"})[j] = \text{basic}$ and $\sigma'(id_p)(\text{"oaw"})[j] = \omega$.

Rewriting the goal with $\sigma'(id_p)(\text{"oat"})[j] = \text{basic}$ and $\sigma'(id_p)(\text{"oaw"})[j] = \omega$, and simplifying the goal:

$$\boxed{\sigma'(id_p)(\text{"sm"}) \geq \omega = \text{true.}}$$

Appealing to Lemma 20, we can deduce $s'.M(p) = \sigma'(id_p)(\text{"sm"})$.

Rewriting the goal with $s'.M(p) = \sigma'(id_p)(\text{"sm"})$: $\boxed{s'.M(p) \geq \omega = \text{true.}}$

By definition of $t \in \text{Sens}(s'.M)$, $\boxed{s'.M(p) \geq \omega = \text{true.}}$

- **CASE** $\text{pre}(p, t) = (\omega, \text{test})$: same as above.
- **CASE** $\text{pre}(p, t) = (\omega, \text{inhib})$:

By construction, $\langle \text{output_arcs_types}(j) \Rightarrow \text{inhib} \rangle \in ipm_p$ and $\langle \text{output_arcs_weights}(j) \Rightarrow \omega \rangle \in ipm_p$.

By property of the stabilize relation and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_p)(\text{oat"})[j] = \text{inhib}$ and $\sigma'(id_p)(\text{oaw"})[j] = \omega$.

Rewriting the goal with $\sigma'(id_p)(\text{oat"})[j] = \text{inhib}$ and $\sigma'(id_p)(\text{oaw"})[j] = \omega$, and simplifying the goal: $\boxed{\sigma'(id_p)(\text{sm"}) < \omega = \text{true}}$.

Appealing to Lemma 20, we can deduce $s'.M(p) = \sigma'(id_p)(\text{sm"})$.

Rewriting the goal with $s'.M(p) = \sigma'(id_p)(\text{sm"})$: $\boxed{s'.M(p) < \omega = \text{true}}$.

By definition of $t \in \text{Sens}(s'.M)$, $\boxed{s'.M(p) < \omega = \text{true}}$.

2. Assuming that $\sigma'(id_t)(\text{s_enabled"}) = \text{true}$, let us show $\boxed{t \in \text{Sens}(s'.M)}$.

By definition of $t \in \text{Sens}(s'.M)$, let us show

$$\forall p \in P, \omega \in \mathbb{N}^*, (\text{pre}(p, t) = (\omega, \text{basic}) \vee \text{pre}(p, t) = (\omega, \text{test})) \Rightarrow s'.M(p) \geq \omega \wedge (\text{pre}(p, t) = (\omega, \text{inhib}) \Rightarrow s'.M(p) < \omega)$$

Given a $p \in P$ and an $\omega \in \mathbb{N}^*$, let us show

$$\boxed{\text{pre}(p, t) = (\omega, \text{basic}) \vee \text{pre}(p, t) = (\omega, \text{test}) \Rightarrow s'.M(p) \geq \omega} \text{ and}$$

$$\boxed{\text{pre}(p, t) = (\omega, \text{inhib}) \Rightarrow s'.M(p) < \omega}$$

- Assuming $\text{pre}(p, t) = (\omega, \text{basic}) \vee \text{pre}(p, t) = (\omega, \text{test})$, let us show $\boxed{s'.M(p) \geq \omega}$.

The proceeding is the same for $\text{pre}(p, t) = (\omega, \text{basic})$ and $\text{pre}(p, t) = (\omega, \text{test})$. Therefore, we will only cover the case where $\text{pre}(p, t) = (\omega, \text{basic})$.

By property of the stabilize relation and $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, equation (A.17) holds.

Rewriting $\sigma'(id_t)(\text{se"}) = \text{true}$ with (A.17), we can deduce:

$$\prod_{i=0}^{\Delta(id_t)(\text{ian"})-1} \sigma'(id_t)(\text{iav"})[i] = \text{true}.$$

Then, we can deduce that $\forall i \in [0, \Delta(id_t)(\text{ian"}) - 1], \sigma'(id_t)(\text{iav"})[i] = \text{true}$.

By construction, there exist an $id_p \in \text{Comps}(\Delta), gm_p, ipm_p, opm_p, i \in [0, |\text{input}(t)| - 1], j \in [0, |\text{output}(p)| - 1]$ and $id_{ji} \in \text{Sigs}(\Delta)$ s.t. $\gamma(p) = id_p$ and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$ and $\langle \text{output_arcs_valid}(j) \Rightarrow id_{ji} \rangle \in opm_p$ and $\langle \text{input_arcs_valid}(i) \Rightarrow id_{ji} \rangle \in ipm_t$. Let us take such an $id_p \in \text{Comps}(\Delta), gm_p, ipm_p, opm_p, i \in [0, |\text{input}(t)| - 1], j \in [0, |\text{output}(p)| - 1]$ and $id_{ji} \in \text{Sigs}(\Delta)$.

By construction, $\langle \text{input_arcs_number} \Rightarrow |\text{input}(t)| \rangle \in gm_t$.

By property of the elaboration relation and $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\Delta(id_t)(\text{ian"}) = |\text{input}(t)|$.

Thanks to $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$, we can deduce that $\forall i \in [0, |\text{input}(t)| - 1], \sigma'(id_t)(\text{"iav"})[i] = \text{true}$.

Having such an $i \in [0, |\text{input}(t)| - 1]$, we can deduce that $\sigma'(id_t)(\text{"iav"})[i] = \text{true}$.

By property of the stabilize relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$ and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_t)(\text{"iav"})[i] = \sigma'(id_{ji}) = \sigma'(id_p)(\text{"oav"})[j]$.

Thanks to $\sigma'(id_t)(\text{"iav"})[i] = \sigma'(id_{ji}) = \sigma'(id_p)(\text{"oav"})[j]$, we can deduce that $\sigma'(id_p)(\text{"oav"})[j] = \text{true}$.

By property of the stabilize relation and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, equation (A.18) holds. Thanks to (A.18), we can deduce that:

$$\begin{aligned} \text{true} = & ((\sigma'(id_p)(\text{"oat"})[j] = \text{basic} + \sigma'(id_p)(\text{"oat"})[j] = \text{test}) \\ & \cdot \sigma'(id_p)(\text{"sm"}) \geq \sigma'(id_p)(\text{"oaw"})[j]) \\ & + (\sigma'(id_p)(\text{"oat"})[j] = \text{inhib} \cdot \sigma'(id_p)(\text{"sm"}) < \sigma'(id_p)(\text{"oaw"})[j]) \end{aligned} \quad (\text{A.19})$$

By construction, $\langle \text{output_arcs_types}(j) \Rightarrow \text{basic} \rangle \in ipm_p$ and $\langle \text{output_arcs_weights}(j) \Rightarrow \omega \rangle \in ipm_p$.

By property of the stabilize relation and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_p)(\text{"oat"})[j] = \text{basic}$ and $\sigma'(id_p)(\text{"oaw"})[j] = \omega$.

Thanks to $\sigma'(id_p)(\text{"oat"})[j] = \text{basic}$, $\sigma'(id_p)(\text{"oaw"})[j] = \omega$, and simplifying Equation (A.19), we can deduce $\sigma'(id_p)(\text{"sm"}) \geq \omega = \text{true}$.

Appealing to Lemma 20, $s'.M(p) \geq \omega$.

(b) Assuming $\text{pre}(p, t) = (\omega, \text{inhib})$, let us show $s'.M(p) < \omega$.

The proceeding is the same as in the preceding case. Here, we will start the proof where the two cases are diverging, i.e:

By construction, $\langle \text{output_arcs_types}(j) \Rightarrow \text{inhib} \rangle \in ipm_p$ and $\langle \text{output_arcs_weights}(j) \Rightarrow \omega \rangle \in ipm_p$.

By property of the stabilize relation and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_p)(\text{"oat"})[j] = \text{inhib}$ and $\sigma'(id_p)(\text{"oaw"})[j] = \omega$.

Thanks to $\sigma'(id_p)(\text{"oat"})[j] = \text{inhib}$ and $\sigma'(id_p)(\text{"oaw"})[j] = \omega$, and simplifying Equation (A.19), we can deduce $\sigma'(id_p)(\text{"sm"}) < \omega = \text{true}$.

Appealing to Lemma 20, $s'.M(p) < \omega$.

□

Lemma 27 (Rising edge equal not sensitized). *For all $\text{sitpn}, d, \gamma, E_c, E_p, \tau, \Delta, \sigma_e, s, s', \sigma, \sigma_i, \sigma_\uparrow, \sigma'$ that verify the hypotheses of Def. 4, then*

$\forall t \in T, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t, t \notin \text{Sens}(s'.M) \Leftrightarrow \sigma'(id_t)(\text{"s_enabled"}) = \text{false}$.

Proof. Proving the above lemma is trivial by appealing to Lemma 26 and by reasoning on contrapositives. □

A.4 Falling Edge

A.4.1 Falling Edge and marking

Lemma 28 (Falling edge equal marking). *then $\forall p \in P, id_p \in Comps(\Delta)$ s.t. $\gamma(p) = id_p, s'.M(p) = \sigma'(id_p)(s_marking)$.*

Proof. Given a $p \in P$ and an $id \in Comps(\Delta)$ s.t. $\gamma(p) = id_p$, let us show

$$s'.M(p) = \sigma'(id_p)(s_marking).$$

By definition of $E_c, \tau \vdash sitpn, s \xrightarrow{\downarrow} s'$, we can deduce $s.M(p) = s'.M(p)$.

By property of the Inject_\downarrow relation, the \mathcal{H} -VHDL falling edge relation, the stabilize relation and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the marking process defined in the place design architecture, we can deduce $\sigma'(id_p)(s_marking) = \sigma(id_p)(s_marking)$.

Rewriting the goal with $s.M(p) = s'.M(p)$ and $\sigma'(id_p)(sm') = \sigma(id_p)(sm')$: $s.M(p) = \sigma(id_p)(s_marking)$

By definition of $\gamma, E_c, \tau \vdash s \xrightarrow{\downarrow} \sigma$: $s.M(p) = \sigma(id_p)(s_marking)$.

□

Lemma 29 (Falling Edge Equal Output Token Sum). *then $\forall p, id_p$ s.t. $\gamma(p) = id_p, \sum_{t \in Fired(s')} pre(p, t) = \sigma'(id_p)(s_output_token_sum)$.*

Proof. Given a $p \in P$ and an $id_p \in Comps(\Delta)$, let us show

$$\sum_{t \in Fired(s')} pre(p, t) = \sigma'(id_p)(s_output_token_sum).$$

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$.

By property of the stabilize relation, $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the output_tokens_sum process defined in the place design architecture:

$$\sigma'(id_p)(sots) = \sum_{i=0}^{\Delta(id_p)(oan)-1} \begin{cases} \sigma'(id_p)(oaw)[i] & \text{if } (\sigma'(id_p)(otf)[i] \\ & . \sigma'(id_p)(oat)[i] = \text{basic}) \\ 0 & \text{otherwise} \end{cases} \quad (\text{A.20})$$

Rewriting the goal with (A.20):

$$\sum_{t \in Fired(s')} pre(p, t) = \sum_{i=0}^{\Delta(id_p)(oan)-1} \begin{cases} \sigma'(id_p)(oaw)[i] & \text{if } (\sigma'(id_p)(otf)[i] \\ & . \sigma'(id_p)(oat)[i] = \text{basic}) \\ 0 & \text{otherwise} \end{cases}$$

Let us unfold the definition of the left sum term:

$$\sum_{t \in Fired(s')} \begin{cases} \omega \text{ if } pre(p, t) = (\omega, \text{basic}) \\ 0 \text{ otherwise} \end{cases} = \\ \Delta(id_p)(\text{"oan"}) - 1 \sum_{i=0}^{\Delta(id_p)(\text{"oan"})-1} \begin{cases} \sigma'(id_p)(\text{"oaw"})[i] \text{ if } (\sigma'(id_p)(\text{"otf"})[i] \\ \quad \cdot \sigma'(id_p)(\text{"oat"})[i] = \text{basic}) \\ 0 \text{ otherwise} \end{cases}$$

To ease the reading, let us define functions $f \in Fired(s') \rightarrow \mathbb{N}$ and $g \in [0, |output(p)| - 1] \rightarrow \mathbb{N}$

$$\text{s.t. } f(t) = \begin{cases} \omega \text{ if } pre(p, t) = (\omega, \text{basic}) \\ 0 \text{ otherwise} \end{cases} \quad \text{and } g(i) = \begin{cases} \sigma'(id_p)(\text{"oaw"})[i] \text{ if } (\sigma'(id_p)(\text{"otf"})[i] \\ \quad \cdot \sigma'(id_p)(\text{"oat"})[i] = \text{basic}) \\ 0 \text{ otherwise} \end{cases}$$

$$\text{Then, the goal is: } \sum_{t \in Fired(s')} f(t) = \sum_{i=0}^{\Delta(id_p)(\text{"oan"})-1} g(i)$$

Let us perform case analysis on $output(p)$; there are two cases:

- **CASE** $output(p) = \emptyset$:

By construction, $\langle output_arcs_number \Rightarrow 1 \rangle \in gm_p$, $\langle output_arcs_types(0) \Rightarrow \text{basic} \rangle \in ipm_p$, $\langle output_transitions_fired(0) \Rightarrow \text{true} \rangle \in ipm_p$, and $\langle output_arcs_weights(0) \Rightarrow 0 \rangle \in ipm_p$.

By property of the elaboration relation and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\Delta(id_p)(\text{"oan"}) = 1$.

By property of the stabilize relation and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_p)(\text{"oat"})[0] = \text{basic}$, $\sigma'(id_p)(\text{"otf"})[0] = \text{true}$ and $\sigma'(id_p)(\text{"oaw"})[0] = 0$.

By property of $output(p) = \emptyset$, we can deduce

$$\sum_{t \in Fired(s')} \begin{cases} \omega \text{ if } pre(p, t) = (\omega, \text{basic}) \\ 0 \text{ otherwise} \end{cases} = 0$$

Rewriting the goal with $\Delta(id_p)(\text{"oan"}) = 1$, $\sigma'(id_p)(\text{"oat"})[0] = \text{basic}$, $\sigma'(id_p)(\text{"otf"})[0] = \text{true}$, $\sigma'(id_p)(\text{"oaw"})[0] = 0$ and $\sum_{t \in Fired(s')} \begin{cases} \omega \text{ if } pre(p, t) = (\omega, \text{basic}) \\ 0 \text{ otherwise} \end{cases} = 0$, **tautology**.

- **CASE** $output(p) \neq \emptyset$:

By construction, $\langle output_arcs_number \Rightarrow |output(p)| \rangle \in gm_p$, and by property of the elaboration relation, we can deduce $\Delta(id_p)(\text{"oan"}) = |output(p)|$.

$$\text{Rewriting the goal with } \Delta(id_p)(\text{"oan"}) = |output(p)|: \sum_{t \in Fired(s')} f(t) = \sum_{i=0}^{|output(p)|-1} g(i).$$

Let us reason by induction on the right sum term of the goal.

- **BASE CASE:**

In that case, $0 > |output| - 1$ and $\sum_{i=0}^{|output(p)|-1} g(i) = 0$.

As $0 > |output| - 1$, then $|output(p)| = 0$, thus contradicting $output(p) \neq \emptyset$.

- **INDUCTION CASE:**

In that case, $0 \leq |output(p)| - 1$.

$$\forall F \subseteq Fired(s'), g(0) + \sum_{t \in F} f(t) = g(0) + \sum_{i=1}^{|output(p)|-1} g(i)$$

$$\sum_{t \in Fired(s')} f(t) = g(0) + \sum_{i=1}^{|output(p)|-1} g(i)$$

By definition of g :

$$g(0) = \begin{cases} \sigma'(id_p)(“oaw”)[0] \text{ if } (\sigma'(id_p)(“otf”)[0] \\ \quad . \sigma'(id_p)(“oat”)[0] = \text{basic}) \\ 0 \text{ otherwise} \end{cases} \quad (\text{A.21})$$

Let us perform case analysis on the value of $\sigma'(id_p)(“otf”)[0] . \sigma'(id_p)(“oat”)[0] = \text{basic}$; there are two cases:

1. $(\sigma'(id_p)(“otf”)[0] . \sigma'(id_p)(“oat”)[0] = \text{basic}) = \text{false}$:

In that case, $g(0) = 0$, and then we can apply the induction hypothesis with $F =$

$$Fired(s') \text{ to solve the goal: } \sum_{t \in Fired(s')} f(t) = \sum_{i=1}^{|output(p)|-1} g(i).$$

2. $(\sigma'(id_p)(“otf”)[0] . \sigma'(id_p)(“oat”)[0] = \text{basic}) = \text{true}$:

In that case, $g(0) = \sigma'(id_p)(“oaw”)[0]$, $\sigma'(id_p)(“otf”)[0] = \text{true}$ and $\sigma'(id_p)(“oat”)[0] = \text{basic}$.

By construction, there exist a $t \in output(t)$, $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, and there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, “transition”, gm_t, ipm_t, opm_t) \in d.cs$, and there exist $\omega \in \mathbb{N}^*$, an $a \in \{\text{basic}, \text{test}, \text{inhib}\}$ and an $id_{ft} \in Sigs(\Delta)$ such that:

- * $\text{pre}(p, t) = (\omega, a)$
- * $\langle \text{output_arcs_types}(0) \Rightarrow a \rangle \in ipm_p$
- * $\langle \text{output_arcs_weights}(0) \Rightarrow \omega \rangle \in ipm_p$
- * $\langle \text{fired} \Rightarrow id_{ft} \rangle \in opm_t$
- * $\langle \text{output_transitions_fired}(0) \Rightarrow id_{ft} \rangle \in ipm_p$

By property of the stabilize relation, $\sigma'(id_p)(“oat”)[0] = \text{basic}$ and $\langle \text{output_arcs_types}(0) \Rightarrow a \rangle \in ipm_p$, we can deduce $\text{pre}(p, t) = (\omega, \text{basic})$.

By property of the stabilize relation, $\langle \text{fired} \Rightarrow \text{id}_{\text{ft}} \rangle \in \text{opm}_t$, $\langle \text{output_transitions_fired}(0) \Rightarrow \text{id}_{\text{ft}} \rangle \in \text{ipm}_p$ and $\sigma'(\text{id}_p)(\text{"otf"})[0] = \text{true}$, we can deduce $\sigma'(\text{id}_t)(\text{"fired"}) = \text{true}$.

Appealing to Lemma ??, and thanks to $\sigma'(\text{id}_t)(\text{"fired"}) = \text{true}$, we can deduce $t \in \text{Fired}(s')$.

With $t \in \text{Fired}(s')$, we can rewrite the left sum term of the goal as follows:

$$f(t) + \sum_{t' \in \text{Fired}(s') \setminus \{t\}} f(t') = g(0) + \sum_{i=1}^{|\text{output}(p)|-1} g(i)$$

We know that $g(0) = \sigma'(\text{id}_p)(\text{"oaw"})[0]$, and by property of the stabilize relation and $\langle \text{output_arcs_weights}(0) \Rightarrow \omega \rangle \in \text{ipm}_p$, we can deduce $\sigma'(\text{id}_p)(\text{"oaw"})[0] = \omega$.

Rewriting the goal with $\sigma'(\text{id}_p)(\text{"oaw"})[0] = \omega$:

$$f(t) + \sum_{t' \in \text{Fired}(s') \setminus \{t\}} f(t') = \omega + \sum_{i=1}^{|\text{output}(p)|-1} g(i)$$

By definition of f , and as $\text{pre}(p, t) = (\omega, \text{basic})$, then $f(t) = \omega$; thus, rewriting the goal:

$$\omega + \sum_{t' \in \text{Fired}(s') \setminus \{t\}} f(t') = \omega + \sum_{i=1}^{|\text{output}(p)|-1} g(i)$$

Then, knowing that $g(0) = \omega$, we can apply the induction hypothesis with $F = \text{Fired}(s') \setminus \{t\}$:

$$g(0) + \sum_{t' \in \text{Fired}(s') \setminus \{t\}} f(t') = g(0) + \sum_{i=1}^{|\text{output}(p)|-1} g(i).$$

□

Lemma 30 (Falling Edge Equal Input Token Sum). *then $\forall p, \text{id}_p$ s.t. $\gamma(p) = \text{id}_p, \sum_{t \in \text{Fired}(s')} \text{post}(t, p) = \sigma'_p(\text{"s_input_token_sum"})$.*

Proof. Given a $p \in P$ and an $\text{id}_p \in \text{Comps}(\Delta)$, let us show

$$\sum_{t \in \text{Fired}(s')} \text{post}(t, p) = \sigma'_p(\text{id}_p)(\text{"s_input_token_sum"}).$$

By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(\text{id}_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$.

By property of the stabilize relation, $\text{comp}(\text{id}_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the `input_tokens_sum` process defined in the place design architecture:

$$\sigma'_p(\text{id}_p)(\text{"sits"}) = \sum_{i=0}^{\Delta(\text{id}_p)(\text{"ian"})-1} \begin{cases} \sigma'_p(\text{id}_p)(\text{"iaw"})[i] & \text{if } \sigma'_p(\text{id}_p)(\text{"itf"})[i] \\ 0 & \text{otherwise} \end{cases} \quad (\text{A.22})$$

Rewriting the goal with (A.22):

$$\sum_{t \in Fired(s')} post(t, p) = \sum_{i=0}^{\Delta(id_p)(\text{"ian"})-1} \begin{cases} \sigma'(id_p)(\text{"iaw"})[i] & \text{if } \sigma'(id_p)(\text{"otf"})[i] \\ 0 & \text{otherwise} \end{cases}$$

Let us unfold the definition of the left sum term:

$$\begin{aligned} \sum_{t \in Fired(s')} & \begin{cases} \omega & \text{if } post(t, p) = \omega \\ 0 & \text{otherwise} \end{cases} \\ & = \\ \sum_{i=0}^{\Delta(id_p)(\text{"ian"})-1} & \begin{cases} \sigma'(id_p)(\text{"iaw"})[i] & \text{if } \sigma'(id_p)(\text{"itf"})[i] \\ 0 & \text{otherwise} \end{cases} \end{aligned}$$

Let us perform case analysis on $input(p)$; there are two cases:

- **CASE** $input(p) = \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow 1 \rangle \in gm_p$, $\langle \text{input_transitions_fired}(0) \Rightarrow \text{true} \rangle \in ipm_p$, and $\langle \text{input_arcs_weights}(0) \Rightarrow 0 \rangle \in opm_p$.

By property of the elaboration relation and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\Delta(id_p)(\text{"ian"}) = 1$.

By property of the stabilize relation and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma'(id_p)(\text{"itf"})[0] = \text{true}$ and $\sigma'(id_p)(\text{"iaw"})[0] = 0$.

By property of $input(p) = \emptyset$, we can deduce $\sum_{t \in Fired(s')} \begin{cases} \omega & \text{if } post(t, p) = \omega \\ 0 & \text{otherwise} \end{cases} = 0$.

Rewriting the goal with $\Delta(id_p)(\text{"ian"}) = 1$, $\sigma'(id_p)(\text{"itf"})[0] = \text{true}$, $\sigma'(id_p)(\text{"iaw"})[0] = 0$,

and $\sum_{t \in Fired(s')} \begin{cases} \omega & \text{if } post(t, p) = \omega \\ 0 & \text{otherwise} \end{cases} = 0$, and simplifying the goal: **tautology**.

- **CASE** $input(p) \neq \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow |input(p)| \rangle \in gm_p$, and by property of the elaboration relation, we can deduce $\Delta(id_p)(\text{"ian"}) = |input(p)|$.

To ease the reading, let us define functions $f \in Fired(s') \rightarrow \mathbb{N}$ and $g \in [0, |input(p)| - 1] \rightarrow \mathbb{N}$ s.t. $f(t) = \begin{cases} \omega & \text{if } post(t, p) = \omega \\ 0 & \text{otherwise} \end{cases}$ and $g(i) = \begin{cases} \sigma'(id_p)(\text{"iaw"})[i] & \text{if } \sigma'(id_p)(\text{"itf"})[i] \\ 0 & \text{otherwise} \end{cases}$

$$\text{Then, the goal is: } \sum_{t \in Fired(s')} f(t) = \sum_{i=0}^{\Delta(id_p)(\text{"ian"})-1} g(i)$$

Rewriting the goal with $\Delta(id_p)(\text{"ian"}) = |\text{input}(p)|$:
$$\sum_{t \in \text{Fired}(s')} f(t) = \sum_{i=0}^{|\text{input}(p)|-1} g(i).$$

Let us reason by induction on the right sum term of the goal.

- **BASE CASE:** In that case, $0 > |\text{input}(p)| - 1$ and $\sum_{i=0}^{|\text{input}(p)|-1} g(i) = 0$.

As $0 > |\text{input}(p)| - 1$, then $|\text{input}(p)| = 0$, thus contradicting $\text{input}(p) \neq \emptyset$.

- **INDUCTION CASE:** In that case, $0 \leq |\text{input}(p)| - 1$.

$$\forall F \subseteq \text{Fired}(s'), g(0) + \sum_{t \in F} f(t) = g(0) + \sum_{i=1}^{|\text{input}(p)|-1} g(i)$$

$$\sum_{t \in \text{Fired}(s')} f(t) = g(0) + \sum_{i=1}^{|\text{input}(p)|-1} g(i)$$

By definition of g , we can deduce $g(0) = \begin{cases} \sigma'(id_p)(\text{"iaw"})[0] & \text{if } \sigma'(id_p)(\text{"itf"})[0] \\ 0 & \text{otherwise} \end{cases}$

Let us perform case analysis on the value of $\sigma'(id_p)(\text{"itf"})[0]$; there are two cases:

1. $\sigma'(id_p)(\text{"itf"})[0] = \text{false}$:

In that case, $g(0) = 0$, and then we can apply the induction hypothesis with $F = \text{Fired}(s')$ to solve the goal: $\sum_{t \in \text{Fired}(s')} f(t) = \sum_{i=1}^{|\text{input}(p)|-1} g(i).$

2. $\sigma'(id_p)(\text{"itf"})[0] = \text{true}$:

In that case, $g(0) = \sigma'(id_p)(\text{"iaw"})[0]$ and $\sigma'(id_p)(\text{"itf"})[0] = \text{true}$.

By construction, there exist a $t \in \text{input}(t)$, an $id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, gm_t , ipm_t , opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm) \in d.cs$, an $\omega \in \mathbb{N}^*$ and an $id_{ft} \in \text{Sigs}(\Delta)$ such that:

- * $\text{post}(t, p) = \omega$
- * $\langle \text{input_arcs_weights}(0) \Rightarrow \omega \rangle \in ipm_p$
- * $\langle \text{fire}_d \Rightarrow id_{ft} \rangle \in opm_t$
- * $\langle \text{input_transitions_fire}_d(0) \Rightarrow id_{ft} \rangle \in ipm_p$

By property of the stabilize relation, $\langle \text{fire}_d \Rightarrow id_{ft} \rangle \in opm_t$, $\langle \text{input_transitions_fire}_d(0) \Rightarrow id_{ft} \rangle \in ipm_p$ and $\sigma'(id_p)(\text{"itf"})[0] = \text{true}$, we can deduce $\sigma'(id_t)(\text{"fired"}) = \text{true}$.

Appealing to Lemma ?? and $\sigma'(id_t)(\text{"fired"}) = \text{true}$, we can deduce $t \in \text{Fired}(s')$.

As $t \in \text{Fired}(s')$, we can rewrite the left sum term of the goal as follows:

$$f(t) + \sum_{t' \in \text{Fired}(s') \setminus \{t\}} f(t') = g(0) + \sum_{i=1}^{|\text{input}(p)|-1} g(i)$$

We know that $g(0) = \sigma'(id_p)(\text{"iaw"})[0]$, and by property of the stabilize relation and $\langle \text{input_arcs_weights}(0) \Rightarrow \omega \rangle \in ipm_p$, we can deduce $\sigma'(id_p)(\text{"iaw"})[0] = \omega$.
 Rewriting the goal with $\sigma'(id_p)(\text{"iaw"})[0] = \omega$:

$$f(t) + \sum_{t' \in Fired(s') \setminus \{t\}} f(t') = \omega + \sum_{i=1}^{|input(p)|-1} g(i)$$

By definition of f , and as $post(t, p) = \omega$, then $f(t) = \omega$; thus, rewriting the goal:

$$\omega + \sum_{t' \in Fired(s') \setminus \{t\}} f(t') = \omega + \sum_{i=1}^{|input(p)|-1} g(i)$$

Then, knowing that $g(0) = \omega$, we can apply the induction hypothesis with $F =$

$$Fired(s') \setminus \{t\}: g(0) + \sum_{t' \in Fired(s') \setminus \{t\}} f(t') = g(0) + \sum_{i=1}^{|input(p)|-1} g(i).$$

□

A.4.2 Falling edge and time counters

Lemma 31 (Falling edge equal time counters). *then $\forall t \in T_i, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, $(upper(I_s(t)) = \infty \wedge s'.I(t) \leq lower(I_s(t))) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})$*
 $\wedge (upper(I_s(t)) = \infty \wedge s'.I(t) > lower(I_s(t))) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = lower(I_s(t)))$
 $\wedge (upper(I_s(t)) \neq \infty \wedge s'.I(t) > upper(I_s(t))) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = upper(I_s(t)))$
 $\wedge (upper(I_s(t)) \neq \infty \wedge s'.I(t) \leq upper(I_s(t))) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"}))$.

Proof. Given a $t \in T_i$ and an $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, let us show

$$(upper(I_s(t)) = \infty \wedge s'.I(t) \leq lower(I_s(t))) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})$$

$$\wedge (upper(I_s(t)) = \infty \wedge s'.I(t) > lower(I_s(t))) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = lower(I_s(t)))$$

$$\wedge (upper(I_s(t)) \neq \infty \wedge s'.I(t) > upper(I_s(t))) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = upper(I_s(t)))$$

$$\wedge (upper(I_s(t)) \neq \infty \wedge s'.I(t) \leq upper(I_s(t))) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"}))$$

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$.

By property of the elaboration, $\text{Inject}_{\downarrow}, \mathcal{H}\text{-VHDL}$ rising edge and stabilize relations, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the `time_counter` process defined in the transition design architecture, we can deduce:

$$\begin{aligned} \sigma(id_t)(\text{"se"}) &= \text{true} \wedge \Delta(id_t)(\text{"tt"}) \neq \text{NOT_TEMPORAL} \wedge \sigma(id_t)(\text{"srtc"}) = \text{false} \\ &\wedge \sigma(id_t)(\text{"stc"}) < \Delta(id_t)(\text{"mtc"}) \Rightarrow \sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"}) + 1 \end{aligned} \quad (\text{A.23})$$

$$\begin{aligned} \sigma(id_t)(\text{"se"}) &= \text{true} \wedge \Delta(id_t)(\text{"tt"}) \neq \text{NOT_TEMPORAL} \wedge \sigma(id_t)(\text{"srtc"}) = \text{false} \\ &\wedge \sigma(id_t)(\text{"stc"}) \geq \Delta(id_t)(\text{"mtc"}) \Rightarrow \sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"}) \end{aligned} \quad (\text{A.24})$$

$$\begin{aligned}\sigma(id_t)(\text{"se"}) &= \text{true} \wedge \Delta(id_t)(\text{"tt"}) \neq \text{NOT_TEMPORAL} \\ \wedge \sigma(id_t)(\text{"srtc"}) &= \text{true} \Rightarrow \sigma'(id_t)(\text{"stc"}) = 1\end{aligned}\tag{A.25}$$

$$\sigma(id_t)(\text{"se"}) = \text{false} \vee \Delta(id_t)(\text{"tt"}) = \text{NOT_TEMPORAL} \Rightarrow \sigma'(id_t)(\text{"stc"}) = 0\tag{A.26}$$

Then, there are 4 points to show:

$$1. \boxed{\text{upper}(I_s(t)) = \infty \wedge s'.I(t) \leq \text{lower}(I_s(t)) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})}$$

Assuming $\text{upper}(I_s(t)) = \infty$ and $s'.I(t) \leq \text{lower}(I_s(t))$, let us show
 $\boxed{s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})}.$

Let us perform case analysis on $t \in \text{Sens}(s.M)$; there are two cases:

(a) **CASE** $t \notin \text{Sens}(s.M)$:

By definition of $\gamma, E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, we can deduce $\sigma(id_t)(\text{"se"}) = \text{false}$.

Appealing to (A.26) and $\sigma(id_t)(\text{"se"}) = \text{false}$, we can deduce $\sigma'(id_t)(\text{"stc"}) = 0$.

By definition of $E_c, \tau \vdash s \overset{\downarrow}{\rightarrow} s'$ (Rule ??), we can deduce $s'.I(t) = 0$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = 0$ and $s'.I(t) = 0$: tautology.

(b) **CASE** $t \in \text{Sens}(s.M)$:

By definition of $\gamma, E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, we can deduce $\sigma(id_t)(\text{"se"}) = \text{true}$.

By construction, and as $\text{upper}(I_s(t)) = \infty$, $\langle \text{transition_type} \Rightarrow \text{TEMP_A_INF} \rangle \in gm_t$. By property of the elaboration relation, we have $\Delta(id_t)(\text{"tt"}) = \text{TEMP_A_INF}$.

Let us perform case analysis on $s.\text{reset}_t(t)$; there are two cases:

i. **CASE** $s.\text{reset}_t(t) = \text{true}$:

By definition of $\gamma, E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, $\sigma(id_t)(\text{"srtc"}) = \text{true}$.

Appealing to (A.25), $\sigma(id_t)(\text{"se"}) = \text{true}$, $\Delta(id_t)(\text{"tt"}) = \text{TEMP_A_INF}$ and $\sigma(id_t)(\text{"srtc"}) = \text{true}$, we can deduce $\sigma'(id_t)(\text{"stc"}) = 1$.

By definition of $E_c, \tau \vdash s \overset{\downarrow}{\rightarrow} s'$ (Rule ??), we can deduce $s'.I(t) = 1$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = 1$ and $s'.I(t) = 1$: tautology.

ii. **CASE** $s.\text{reset}_t(t) = \text{false}$:

By definition of $\gamma, E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, we have $\sigma(id_t)(\text{"srtc"}) = \text{false}$.

As $\text{upper}(I_s(t)) = \infty$, there exists an $a \in \mathbb{N}^*$ s.t. $I_s(t) = [a, \infty]$. Let us take such an $a \in \mathbb{N}^*$. By construction, $\langle \text{maximal_time_counter} \Rightarrow a \rangle \in gm_t$, and by property of the elaboration relation, we have $\Delta(id_t)(\text{"mtc"}) = a$.

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), and knowing that $t \in \text{Sens}(s.M)$, $s.\text{reset}_t(t) = \text{false}$ and $\text{upper}(I_s(t)) = \infty$, we can deduce $s'.I(t) = s.I(t) + 1$.

Rewriting the goal with $s'.I(t) = s.I(t) + 1$: $s.I(t) + 1 = \sigma'(id_t)(\text{"stc"})$.

We assumed that $s'.I(t) \leq \text{lower}(I_s(t))$, and as $s'.I(t) = s.I(t) + 1$, then $s.I(t) + 1 \leq \text{lower}(I_s(t))$, then $s.I(t) < \text{lower}(I_s(t))$, then $s.I(t) < a$ since $a = \text{lower}(I_s(t))$.

By definition of γ , E_c , $\tau \vdash s \xrightarrow{\uparrow} \sigma$, and knowing that $s.I(t) < \text{lower}(I_s(t))$ and $\text{upper}(I_s(t)) = \infty$, we can deduce $s.I(t) = \sigma(id_t)(\text{"stc"})$.

Appealing to $\Delta(id_t)(\text{"mtc"}) = a$, $s.I(t) = \sigma(id_t)(\text{"stc"})$ and $s.I(t) < a$, we can deduce $\sigma(id_t)(\text{"stc"}) < \Delta(id_t)(\text{"mtc"})$.

Appealing to (A.23), $\sigma(id_t)(\text{"stc"}) < \Delta(id_t)(\text{"mtc"})$, $\sigma(id_t)(\text{"srtc"}) = \text{false}$ and $\sigma(id_t)(\text{"se"}) = \text{true}$, we can deduce: $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"}) + 1$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"}) + 1$ and $s.I(t) = \sigma(id_t)(\text{"stc"})$: tautology.

$$2. \quad \boxed{\text{upper}(I_s(t)) = \infty \wedge s'.I(t) > \text{lower}(I_s(t)) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = \text{lower}(I_s(t))}.$$

Assuming that $\text{upper}(I_s(t)) = \infty$ and $s'.I(t) > \text{lower}(I_s(t))$, let us show

$$\boxed{\sigma'(id_t)(\text{"s_time_counter"}) = \text{lower}(I_s(t))}.$$

As $\text{upper}(I_s(t)) = \infty$, there exists an $a \in \mathbb{N}^*$ s.t. $I_s(t) = [a, \infty]$. Let us take such an $a \in \mathbb{N}^*$.

By construction, $\langle \text{maximal_time_counter} \Rightarrow a \rangle \in gm_t$, and $\langle \text{transition_type} \Rightarrow \text{TEMP_A_INF} \rangle \in gm_t$ by property of the elaboration relation, we can deduce $\Delta(id_t)(\text{"mtc"}) = a$ and $\Delta(id_t)(\text{"tt"}) = \text{TEMP_A_INF}$.

Let us perform case analysis on $t \in \text{Sens}(s.M)$:

(a) **CASE** $t \notin \text{Sens}(s.M)$:

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), and knowing that $t \in \text{Sens}(s.M)$, we can deduce $s'.I(t) = 0$. Since $\text{lower}(I_s(t)) \in \mathbb{N}^*$, then $\text{lower}(I_s(t)) > 0$.

Contradicts $s'.I(t) > \text{lower}(I_s(t))$.

(b) **CASE** $t \in \text{Sens}(s.M)$:

By definition of γ , E_c , $\tau \vdash s \xrightarrow{\uparrow} \sigma$ and $t \in \text{Sens}(s.M)$, we can deduce $\sigma(id_t)(\text{"se"}) = \text{true}$.

Let us perform case analysis on $s.\text{reset}_t(t)$; there are two cases:

i. **CASE** $s.\text{reset}_t(t) = \text{true}$:

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$: $s'.I(t) = 1$.

We assumed that $s'.I(t) > \text{lower}(I_s(t))$, then $1 > \text{lower}(I_s(t))$.

Contradicts $\text{lower}(I_s(t)) > 0$.

ii. **CASE** $s.\text{reset}_t(t) = \text{false}$:

By property of γ , E_c , $\tau \vdash s \xrightarrow{\uparrow} \sigma$ and $s.\text{reset}_t(t) = \text{false}$, we can deduce $\sigma(id_t)(\text{"srtc"}) = \text{false}$.

By definition of $E_c, \tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), and knowing that $s'.I(t) > lower(I_s(t))$, we can deduce

$$\begin{aligned} s'.I(t) = s.I(t) + 1 &\Rightarrow s.I(t) + 1 > lower(I_s(t)) \\ &\Rightarrow s.I(t) \geq lower(I_s(t)) \end{aligned}$$

Let us perform case analysis on $s.I(t) \geq lower(I_s(t))$:

A. **CASE** $s.I(t) > lower(I_s(t))$: $\boxed{\sigma'(id_t)(\text{"stc"}) = lower(I_s(t))}$

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, we can deduce $\sigma(id_t)(\text{"stc"}) = lower(I_s(t))$.

Appealing to (A.24), we can deduce $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$ and $\sigma(id_t)(\text{"stc"}) = lower(I_s(t))$: tautology.

B. **CASE** $s.I(t) = lower(I_s(t))$: $\boxed{\sigma'(id_t)(\text{"stc"}) = lower(I_s(t))}$

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, we can deduce $s.I(t) = \sigma(id_t)(\text{"stc"})$.

Appealing to (A.24), we can deduce $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$, $s.I(t) = \sigma(id_t)(\text{"stc"})$ and $s.I(t) = lower(I_s(t))$: tautology.

3. $upper(I_s(t)) \neq \infty \wedge s'.I(t) > upper(I_s(t)) \Rightarrow \sigma'(id_t)(\text{"s_time_counter"}) = upper(I_s(t))$.

Assuming that $upper(I_s(t)) \neq \infty$ and $s'.I(t) > upper(I_s(t))$, let us show

$\boxed{\sigma'(id_t)(\text{"s_time_counter"}) = upper(I_s(t))}$

As $upper(I_s(t)) \neq \infty$, there exists an $a \in \mathbb{N}^*$, and a $b \in \mathbb{N}^*$ s.t. $I_s(t) = [a, b]$. Let us take such an a and b .

By construction, $\langle \text{maximal_time_counter} \Rightarrow b \rangle \in gm_t$ and there exists $tt \in \{\text{TEMP_A_A}, \text{TEMP_A_B}\}$ s.t. $\langle \text{transition_type} \Rightarrow tt \rangle \in gm_t$.

By property of the elaboration relation and $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, we can deduce $\Delta(id_t)(\text{"mtc"}) = b = upper(I_s(t))$ and $\Delta(id_t)(\text{"tt"}) \neq \text{NOT_TEMP}$.

Let us perform case analysis on $t \in Sens(s.M)$:

(a) **CASE** $t \notin Sens(s.M)$:

By definition of $E_c, \tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), and knowing that $t \in Sens(s.M)$, then $s'.I(t) = 0$. Since $upper(I_s(t)) \in \mathbb{N}^*$, then $upper(I_s(t)) > 0$.

Contradicts $s'.I(t) > upper(I_s(t))$.

(b) **CASE** $t \in Sens(s.M)$:

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$ and $t \in Sens(s.M)$, we can deduce $\sigma(id_t)(\text{"se"}) = \text{true}$.

Let us perform case analysis on $s.reset_t(t)$; there are two cases:

i. **CASE** $s.reset_t(t) = \text{true}$:

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we can deduce $s'.I(t) = 1$.

We assumed that $s'.I(t) > upper(I_s(t))$, then we can deduce $1 > upper(I_s(t))$.

Contradicts $upper(I_s(t)) > 0$.

ii. **CASE** $s.reset_t(t) = \text{false}$:

By property of γ , E_c , $\tau \vdash s \approx \sigma$ and $s.reset_t(t) = \text{false}$, we can deduce $\sigma(id_t)(\text{"stc"}) = \text{false}$.

Let us perform case analysis on $s.I(t) > upper(I_s(t))$ or $s.I(t) \leq upper(I_s(t))$:

A. **CASE** $s.I(t) > upper(I_s(t))$: $\boxed{\sigma'(id_t)(\text{"stc"}) = upper(I_s(t))}$

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we can deduce $s'.I(t) = s.I(t)$.

By definition of γ , E_c , $\tau \vdash s \approx \sigma$, we can deduce $\sigma(id_t)(\text{"stc"}) = upper(I_s(t))$.

Appealing to (A.24), we have $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$ and $\sigma(id_t)(\text{"stc"}) = upper(I_s(t))$: tautology.

B. **CASE** $s.I(t) \leq upper(I_s(t))$: $\boxed{\sigma'(id_t)(\text{"stc"}) = upper(I_s(t))}$

By definition of γ , E_c , $\tau \vdash s \approx \sigma$, we can deduce $s.I(t) = \sigma(id_t)(\text{"stc"})$.

Let us perform case analysis on $s.I(t) \leq upper(I_s(t))$; there are two cases:

• **CASE** $s.I(t) = upper(I_s(t))$:

Appealing to $\Delta(id_t)(\text{"mtc"}) = b = upper(I_s(t))$, $s.I(t) = \sigma(id_t)(\text{"stc"})$ and $s.I(t) = upper(I_s(t))$, we can deduce $\Delta(id_t)(\text{"mtc"}) \leq \sigma(id_t)(\text{"stc"})$.

Appealing to $\Delta(id_t)(\text{"mtc"}) \leq \sigma(id_t)(\text{"stc"})$ and (A.24), we can deduce $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"})$, $s.I(t) = \sigma(id_t)(\text{"stc"})$ and $s.I(t) = upper(I_s(t))$: tautology.

• **CASE** $s.I(t) < upper(I_s(t))$:

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we can deduce $s'.I(t) = s.I(t) + 1$.

From $s'.I(t) = s.I(t) + 1$ and $s.I(t) < upper(I_s(t))$, we can deduce $s'.I(t) \leq upper(I_s(t))$; contradicts $s'.I(t) > upper(I_s(t))$.

4. $\boxed{upper(I_s(t)) \neq \infty \wedge s'.I(t) \leq upper(I_s(t)) \Rightarrow s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})}$

Assuming that $upper(I_s(t)) \neq \infty$ and $s'.I(t) \leq upper(I_s(t))$, let us show

 $\boxed{s'.I(t) = \sigma'(id_t)(\text{"s_time_counter"})}$

As $upper(I_s(t)) \neq \infty$, there exists an $a \in \mathbb{N}^*$, and a $b \in \mathbb{N}^*$ s.t. $I_s(t) = [a, b]$. Let us take such an a and b .

By construction, $\langle \text{maximal_time_counter} \Rightarrow b \rangle \in gm_t$ and there exists $tt \in \{\text{TEMP_A_A}, \text{TEMP_A_B}\}$ s.t. $\langle \text{transition_type} \Rightarrow tt \rangle \in gm_t$; by property of the elaboration relation, we can deduce $\Delta(id_t)(\text{"mtc"}) = b = \text{upper}(I_s(t))$ and $\Delta(id_t)(\text{"tt"}) \neq \text{NOT_TEMP}$.

Let us perform case analysis on $t \in Sens(s.M)$:

(a) **CASE** $t \notin Sens(s.M)$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $\sigma(id_t)(\text{"se"}) = \text{false}$.

Appealing (A.26) and $\sigma(id_t)(\text{"se"}) = \text{false}$, we have $\sigma'(id_t)(\text{"stc"}) = 0$.

By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'(\text{Rule } ??)$, we have $s'.I(t) = 0$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = 0$ and $s'.I(t) = 0$: tautology.

(b) **CASE** $t \in Sens(s.M)$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $\sigma(id_t)(\text{"se"}) = \text{true}$.

Let us perform case analysis on $s.reset_t(t)$:

i. **CASE** $s.reset_t(t) = \text{true}$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $\sigma(id_t)(\text{"srtc"}) = \text{true}$.

Appealing to (A.25), $\Delta(id_t)(\text{"tt"}) \neq \text{NOT_TEMP}$, $\sigma(id_t)(\text{"se"}) = \text{true}$ and $\sigma(id_t)(\text{"srtc"}) = \text{true}$, we have $\sigma'(id_t)(\text{"stc"}) = 1$.

By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'(\text{Rule } ??)$, we have $s'.I(t) = 1$.

Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = 1$ and $s'.I(t) = 1$, tautology.

ii. **CASE** $s.reset_t(t) = \text{false}$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $\sigma(id_t)(\text{"srtc"}) = \text{false}$.

Let us perform case analysis on $s.I(t) > \text{upper}(I_s(t))$ or $s.I(t) \leq \text{upper}(I_s(t))$:

A. **CASE** $s.I(t) > \text{upper}(I_s(t))$:

By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$, we have $s.I(t) = s'.I(t)$, and thus, $s'.I(t) > \text{upper}(I_s(t))$. Contradicts $s'.I(t) \leq \text{upper}(I_s(t))$.

B. **CASE** $s.I(t) \leq \text{upper}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $s.I(t) = \sigma(id_t)(\text{"stc"})$.

- **CASE** $s.I(t) < \text{upper}(I_s(t))$:

From $s.I(t) < \text{upper}(I_s(t))$, $s.I(t) = \sigma(id_t)(\text{"stc"})$ and $\Delta(id_t)(\text{"mtc"}) = b = \text{upper}(I_s(t))$, we can deduce $\sigma(id_t)(\text{"stc"}) < \Delta(id_t)(\text{"mtc"})$.

From (A.23), $\sigma(id_t)(\text{"se"}) = \text{true}$, $\Delta(id_t)(\text{"tt"}) \neq \text{NOT_TEMP}$, $\sigma(id_t)(\text{"srtc"}) = \text{false}$ and $\sigma(id_t)(\text{"stc"}) < \Delta(id_t)(\text{"mtc"})$, we can deduce $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"}) + 1$.

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we can deduce $s'.I(t) = s.I(t) + 1$. Rewriting the goal with $\sigma'(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"stc"}) + 1$ and $s'.I(t) = s.I(t) + 1$, tautology.

- **CASE** $s.I(t) = upper(I_s(t))$:

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we know that $s'.I(t) = s.I(t) + 1$. We assumed that $s'.I(t) \leq upper(I_s(t))$; thus, $s.I(t) + 1 \leq upper(I_s(t))$.

Contradicts $s.I(t) = upper(I_s(t))$.

□

A.4.3 Falling edge and condition values

Lemma 32 (Falling edge equal condition values). *then $\forall c \in \mathcal{C}, id_c \in Ins(\Delta)$ s.t. $\gamma(c) = id_c, s'.cond(c) = \sigma'(id_c)$.*

Proof. Given a $c \in \mathcal{C}$ and an $id_c \in Ins(\Delta)$ s.t. $\gamma(c) = id_c$, let us show $s'.cond(c) = \sigma'(id_c)$.

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we have $s'.cond(c) = E_c(\tau, c)$.

By property of the Inject_\downarrow , the \mathcal{H} -VHDL falling edge, the stabilize relations and $id_c \in Ins(\Delta)$, we have $\sigma'(id_c) = E_p(\tau, \downarrow)(id_c)$.

Rewriting the goal with $s'.cond(c) = E_c(\tau, c)$ and $\sigma'(id_c) = E_p(\tau, \downarrow)(id_c)$: $E_c(\tau, c) = E_p(\tau, \downarrow)(id_c)$

By definition of $\gamma \vdash E_p \stackrel{\text{env}}{=} E_c$: $E_c(\tau, c) = E_p(\tau, \downarrow)(id_c)$.

□

A.4.4 Falling and action executions

Lemma 33 (Falling edge equal action executions). *then $\forall a \in \mathcal{A}, id_a \in Outs(\Delta)$ s.t. $\gamma(a) = id_a, s'.ex(a) = \sigma'(id_a)$.*

Proof. Given an $a \in \mathcal{A}$ and an $id_a \in Outs(\Delta)$ s.t. $\gamma(a) = id_a$, let us show $s'.ex(a) = \sigma'(id_a)$.

By property of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??):

$$s'.ex(a) = \sum_{p \in \text{marked}(s.M)} \mathbb{A}(p, a) \quad (\text{A.27})$$

By construction, the generated action process is a part of design d 's behavior, i.e there exist an $sl \subseteq Sigs(\Delta)$ and an $ss_a \in ss$ s.t. $\text{ps}(\text{"action"}, \emptyset, sl, ss) \in d.cs$.

By construction id_a is only assigned in the body of the action process during the initialization or a falling edge phase.

Let $pls(a)$ be the set of actions associated to action a , i.e $pls(a) = \{p \in P \mid \mathbb{A}(p, a) = \text{true}\}$. Then, depending on $pls(a)$, there are two cases of assignment of output port id_a :

- **CASE** $pls(a) = \emptyset$:

By construction, $id_a \Leftarrow \text{false} \in ss_{a\downarrow}$ where $ss_{a\downarrow}$ is the part of the “action” process body executed during a falling edge phase.

By property of the \mathcal{H} -VHDL falling edge relation, the stabilize relation and $\text{ps}("action", \emptyset, sl, ss_a) \in d.cs$, we can deduce $\sigma'(id_a) = \text{false}$.

By property of $\sum_{p \in \text{marked}(s.M)} \mathbb{A}(p, a)$ and $pls(a) = \emptyset$, we can deduce $\sum_{p \in \text{marked}(s.M)} \mathbb{A}(p, a) = \text{false}$.

Rewriting the goal with (A.27), $\sigma'(id_a) = \text{false}$ and $\sum_{p \in \text{marked}(s.M)} \mathbb{A}(p, a) = \text{false}$, tautology.

- **CASE** $pls(a) \neq \emptyset$:

By construction, $id_a \Leftarrow id_{mp_0} + \dots + id_{mp_n} \in ss_{a\downarrow}$, where $id_{mp_i} \in Sigs(\Delta)$, $ss_{a\downarrow}$ is the part of the action process body executed during the falling edge phase, and $n = |pls(a)| - 1$.

By property of the $\text{Inject}_{\downarrow}$, the \mathcal{H} -VHDL falling edge relation, the stabilize relation, and $\text{ps}("action", \emptyset, sl, ss) \in d.cs$:

$$\sigma'(id_a) = \sigma(id_{mp_0}) + \dots + \sigma(id_{mp_n}) \quad (\text{A.28})$$

Rewriting the goal with (A.27) and (A.28): $\sum_{p \in \text{marked}(s.M)} \mathbb{A}(p, a) = \sigma(id_{mp_0}) + \dots + \sigma(id_{mp_n})$.

Let us reason on the value of $\sigma(id_{mp_0}) + \dots + \sigma(id_{mp_n})$; there are two cases:

- **CASE** $\sigma(id_{mp_0}) + \dots + \sigma(id_{mp_n}) = \text{true}$:

Then, we can rewrite the goal as follows: $\sum_{p \in \text{marked}(s.M)} \mathbb{A}(p, a) = \text{true}$.

To prove the above goal, let us show $\exists p \in \text{marked}(s.M) \text{ s.t. } \mathbb{A}(p, a) = \text{true}$.

From $\sigma(id_{mp_0}) + \dots + \sigma(id_{mp_n}) = \text{true}$, we can deduce that $\exists id_{mp_i} \text{ s.t. } \sigma(id_{mp_i}) = \text{true}$. Let us take an id_{mp_i} s.t. $\sigma(id_{mp_i}) = \text{true}$.

By construction, there exist a $p \in pls(a)$, an $id_p \in Comps(\Delta)$, gm_p , ipm_p and opm_p such that:

- * $\gamma(p) = id_p$
- * $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$
- * $<\text{marked} \Rightarrow id_{mp_i}> \in opm_p$

Let us take such a p , id_p , gm_p , ipm_p and opm_p .

By property of stable σ and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, we can deduce $\sigma(id_{mp_i}) = \sigma(id_p)(\text{"marked"})$.

By property of stable σ , $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the `determine_marked` process defined in the place design architecture, we can deduce:

$$\sigma(id_p)(\text{"marked"}) = \sigma(id_p)(\text{"sm"}) > 0 \quad (\text{A.29})$$

From $\sigma(id_{mp_i}) = \sigma(id_p)(\text{"marked"})$, (A.29) and $\sigma(id_{mp_i}) = \text{true}$, we can deduce that $\sigma(id_p)(\text{"marked"}) = \text{true}$ and $(\sigma(id_p)(\text{"sm"}) > 0) = \text{true}$.

By property of $\gamma, E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, we have $s.M(p) = \sigma(id_p)(\text{"sm"})$.

From $s.M(p) = \sigma(id_p)(\text{"sm"})$ and $(\sigma(id_p)(\text{"sm"}) > 0) = \text{true}$, we can deduce $p \in \text{marked}(s.M)$, i.e $s.M(p) > 0$.

Let us use p to prove the goal: $\boxed{\mathbb{A}(p, a) = \text{true}}$.

By definition of $p \in \text{pls}(a)$, $\boxed{\mathbb{A}(p, a) = \text{true}}$.

- **CASE** $\sigma(id_{mp_0}) + \dots + \sigma(id_{mp_n}) = \text{false}$:

Then, we can rewrite the goal as follows: $\boxed{\sum_{p \in \text{marked}(s.M)} \mathbb{A}(p, a) = \text{false}}$

To prove the above goal, let us show $\boxed{\forall p \in \text{marked}(s.M) \text{ s.t. } \mathbb{A}(p, a) = \text{false}}$.

Given a $p \in \text{marked}(s.M)$, let us show $\boxed{\mathbb{A}(p, a) = \text{false}}$.

Let us perform case analysis on $\mathbb{A}(p, a)$; there are 2 cases:

* **CASE** $\boxed{\mathbb{A}(p, a) = \text{false}}$.

* **CASE** $\boxed{\mathbb{A}(p, a) = \text{true}}$:

By construction, there exist an $id_p \in \text{Comps}(\Delta)$, gm_{tp} , ipm_p , opm_p and $id_{mp_i} \in \text{Sigs}(\Delta)$ such that:

- $\gamma(p) = id_p$
- $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$
- $\langle \text{marked} \Rightarrow id_{mp_i} \rangle \in opm_p$

Let us take such a id_p , gm_p , ipm_p , opm_p and id_{mp_i} .

By property of stable σ , $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and $\langle \text{marked} \Rightarrow id_{mp_i} \rangle \in opm_p$, we can deduce $\sigma(id_{mp_i}) = \sigma(id_p)(\text{"marked"})$.

By property of stable σ , $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the `determine_marked` process defined in the place design architecture, we can deduce:

$$\sigma(id_p)(\text{"marked"}) = (\sigma(id_p)(\text{"sm"}) > 0) \quad (\text{A.30})$$

From $\sigma(id_{mp_0}) + \dots + \sigma(id_{mp_n}) = \text{false}$, we can deduce $\sigma(id_{mp_i}) = \text{false}$.

From $\sigma(id_p)(\text{"marked"}) = \text{false}$, we can deduce $(\sigma(id_p)(\text{"sm"}) > 0) = \text{false}$.

By definition of $\gamma, E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, we have $s.M(p) = \sigma(id_p)(\text{"sm"})$, and thus, we can deduce that $s.M(p) = 0$ (equivalent to $(s.M(p) > 0) = \text{false}$).

Contradicts $p \in \text{marked}(s.M)$ (i.e, $s.M(p) > 0$).

□

A.4.5 Falling edge and function executions

Lemma 34 (Falling edge equal function executions). *then $\forall f \in \mathcal{F}, id_f \in Outs(\Delta)$ s.t. $\gamma(f) = id_f$, $s'.ex(f) = \sigma'(id_f)$.*

Proof. Given an $f \in \mathcal{F}$ and an $id_f \in Outs(\Delta)$ s.t. $\gamma(f) = id_f$, let us show $s'.ex(f) = \sigma'(id_f)$.

By property of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$, we can deduce $s.ex(f) = s'.ex(f)$.

By construction, id_f is an output port identifier of boolean type in the \mathcal{H} -VHDL design d assigned by the function process only during the initialization or during a rising edge phase.

By property of the \mathcal{H} -VHDL $Inject_{\uparrow}$, rising edge, stabilize relations, and the function process, we can deduce $\sigma(id_f) = \sigma'(id_f)$.

Rewriting the goal with $s.ex(f) = s'.ex(f)$ and $\sigma(id_f) = \sigma'(id_f)$, $s.ex(f) = \sigma(id_f)$.

By definition of γ , $E_c, \tau \vdash s \xrightarrow{\uparrow} \sigma$, $s.ex(f) = \sigma(id_f)$. □

A.4.6 Falling edge and firable transitions

Lemma 35 (Falling edge equal firable). *then $\forall t \in T, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, $t \in Firable(s') \Leftrightarrow \sigma'(id_t)(“s_firable”) = \text{true}$.*

Proof. Given a $t \in T$ and $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, let us show that

$t \in Firable(s') \Leftrightarrow \sigma'(id_t)(“s_firable”) = \text{true}$.

The proof is in two parts:

1. Assuming that $t \in Firable(s')$, let us show $\sigma'(id_t)(“s_firable”) = \text{true}$.

Appealing to Lemma 36: $\sigma'(id_t)(“s_firable”) = \text{true}$.

2. Assuming that $\sigma'(id_t)(“s_firable”) = \text{true}$, let us show $t \in Firable(s')$.

Appealing to Lemma 37: $t \in Firable(s')$. □

Lemma 36 (Falling edge equal firable 1). *then $\forall t \in T, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, $t \in Firable(s') \Rightarrow \sigma'(id_t)(“s_firable”) = \text{true}$.*

Proof. Given a $t \in T$ and $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, and assuming that $t \in Firable(s')$, let us show $\sigma'(id_t)(“s_firable”) = \text{true}$.

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, “transition”, gm_t, ipm_t, opm_t) \in d.cs$.

By property of the Inject_\downarrow relation, the \mathcal{H} -VHDL falling edge relation, the stabilize relation, $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the firable process defined in the transition design architecture, we can deduce:

$$\sigma'(id_t)(“sfa”) = \sigma(id_t)(“se”) . \sigma(id_t)(“scc”) . \text{checktc}(\Delta(id_t), \sigma(id_t)) \quad (\text{A.31})$$

Term $\text{checktc}(\Delta(id_t), \sigma(id_t))$ is defined as follows:

$$\begin{aligned} \text{checktc}(\Delta(id_t), \sigma(id_t)) = & \left(\text{not } \sigma(id_t)(“srtc”) . \right. \\ & [(\Delta(id_t)(“tt”) = \text{TEMP_A_B} . (\sigma(id_t)(“stc”) \geq \sigma(id_t)(“A”) - 1) \\ & . (\sigma(id_t)(“stc”) \leq \sigma(id_t)(“B”) - 1)) \\ & + (\Delta(id_t)(“tt”) = \text{TEMP_A_A} . (\sigma(id_t)(“stc”) = \sigma(id_t)(“A”) - 1)) \\ & + (\Delta(id_t)(“tt”) = \text{TEMP_A_INF} . (\sigma(id_t)(“stc”) \geq \sigma(id_t)(“A”) - 1))] \\ & + (\sigma(id_t)(“srtc”) . \Delta(id_t)(“tt”) \neq \text{NOT_TEMP} . \sigma(id_t)(“A”) = 1) \\ & \left. + \Delta(id_t)(“tt”) = \text{NOT_TEMP} \right) \end{aligned} \quad (\text{A.32})$$

Rewriting the goal with (A.31): $\boxed{\sigma(id_t)(“se”) . \sigma(id_t)(“scc”) . \text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true.}}$
Then, there are three points to prove:

1. $\boxed{\sigma(id_t)(“se”) = \text{true}} :$

From $t \in \text{Firable}(s')$, we can deduce $t \in \text{Sens}(s'.M)$. By definition of $E_c, \tau \vdash s \xrightarrow{\downarrow} s'$, we have $s.M = s'.M$, and thus, we can deduce $t \in \text{Sens}(s.M)$.

By definition of $\gamma, E_c, \tau \vdash s \approx^\uparrow \sigma$, we know that $t \in \text{Sens}(s.M)$ implies $\boxed{\sigma(id_t)(“se”) = \text{true}}$.

2. $\boxed{\sigma(id_t)(“scc”) = \text{true}} :$

By definition of $\gamma, E_c, \tau \vdash s \approx^\uparrow \sigma$:

$$\sigma(id_t)(“scc”) = \prod_{c \in \text{conds}(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases} \quad (\text{A.33})$$

where $\text{conds}(t) = \{c \in \mathcal{C} \mid \mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1\}$.

Rewriting the goal with (A.33): $\boxed{\prod_{c \in \text{conds}(t)} \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases} = \text{true.}}$

To ease the reading, let us define $f(c) = \begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases}$.

Let us reason by induction on the left term of the goal:

- **BASE CASE:** $\text{true} = \text{true}$.
- **INDUCTION CASE:**

$$\prod_{c' \in \text{conds}(t) \setminus \{c\}} f(c') = \text{true}$$

$$f(c) \cdot \prod_{c' \in \text{conds}(t) \setminus \{c\}} f(c') = \text{true}.$$

Rewriting the goal with the induction hypothesis, simplifying the goal, and unfolding

the definition of $f(c)$: $\begin{cases} E_c(\tau, c) & \text{if } \mathbb{C}(t, c) = 1 \\ \text{not}(E_c(\tau, c)) & \text{if } \mathbb{C}(t, c) = -1 \end{cases} = \text{true}.$

As $c \in \text{conds}(t)$, let us perform case analysis on $\mathbb{C}(t, c) = 1 \vee \mathbb{C}(t, c) = -1$:

(a) **CASE** $\mathbb{C}(t, c) = 1$: $E_c(\tau, c) = \text{true}.$

By definition of $t \in \text{Firable}(s')$, we can deduce that $s'.\text{cond}(c) = \text{true}$. By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we have $s'.\text{cond}(c) = E_c(\tau, c)$. Thus, $E_c(\tau, c) = \text{true}.$

(b) $\mathbb{C}(t, c) = -1$: $\text{not } E_c(\tau, c) = \text{true}.$

By definition of $t \in \text{Firable}(s')$, we can deduce that $s'.\text{cond}(c) = \text{false}$. By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we have $s'.\text{cond}(c) = E_c(\tau, c)$. Thus, $\text{not } E_c(\tau, c) = \text{true}.$

3. $\boxed{\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}}$:

By definition of $t \in \text{Firable}(s')$, we have $t \notin T_i \vee s'.I(t) \in I_s(t)$. Let us perform case analysis on $t \notin T_i \vee s'.I(t) \in I_s(t)$:

(a) **CASE** $t \notin T_i$: $\boxed{\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}}$

By construction, $\langle \text{transition_type} \Rightarrow \text{NOT_TEMP} \rangle \in gm_t$, and by property of the elaboration relation, we have $\Delta(id_t)(tt) = \text{NOT_TEMP}$.

From $\Delta(id_t)(tt) = \text{NOT_TEMP}$, and by definition of $\text{checktc}(\Delta(id_t), \sigma(id_t))$, we can deduce $\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}.$

(b) **CASE** $s'.I(t) \in I_s(t)$: $\boxed{\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}}$

From $s'.I(t) \in I_s(t)$, we can deduce that $t \in T_i$. Thus, by construction, there exists $tt \in \{\text{TEMP_A_B}, \text{TEMP_A_A}, \text{TEMP_A_INF}\}$ s.t. $\langle \text{transition_type} \Rightarrow tt \rangle \in gm_t$. By property of the elaboration relation, we have $\Delta(id_t)(tt) = tt$, and thus, we know $\Delta(id_t)(tt) \neq \text{NOT_TEMP}$. Therefore, we can simplify the term $\text{checktc}(\Delta(id_t), \sigma(id_t))$ as follows:

$$\begin{aligned} \text{checktc}(\Delta(id_t), \sigma(id_t)) &= \left(\text{not } \sigma(id_t)(\text{srtc}) . \right. \\ &\quad \left[(\Delta(id_t)(tt) = \text{TEMP_A_B} . (\sigma(id_t)(stc) \geq \sigma(id_t)(A) - 1) \right. \\ &\quad \left. \quad . (\sigma(id_t)(stc) \leq \sigma(id_t)(B) - 1)) \right. \\ &\quad + (\Delta(id_t)(tt) = \text{TEMP_A_A} . \\ &\quad \quad (\sigma(id_t)(stc) = \sigma(id_t)(A) - 1)) \\ &\quad + (\Delta(id_t)(tt) = \text{TEMP_A_INF} . \\ &\quad \quad (\sigma(id_t)(stc) \geq \sigma(id_t)(A) - 1)) \left. \right] \\ &\quad + (\sigma(id_t)(\text{srtc}) . \sigma(id_t)(A) = 1) \end{aligned} \tag{A.34}$$

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $s.\text{reset}_t(t) = \sigma(id_t)(\text{srtc})$.

Let us perform case analysis on the value $s.\text{reset}_t(t)$:

i. **CASE** $s.\text{reset}_t(t) = \text{true}$: $\boxed{\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}}$

From $s.\text{reset}_t(t) = \sigma(id_t)(\text{srtc})$, we can deduce that $\sigma(id_t)(\text{srtc}) = \text{true}$.

From $\sigma(id_t)(\text{srtc}) = \text{true}$, we can simplify the term $\text{checktc}(\Delta(id_t), \sigma(id_t))$ as follows:

$$\text{checktc}(\Delta(id_t), \sigma(id_t)) = (\sigma(id_t)(A) = 1) \tag{A.35}$$

Rewriting the goal with (A.35), and simplifying the goal: $\boxed{\sigma(id_t)(A) = 1}$.

By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$ (Rule ??), from $t \in \text{Sens}(s.M)$ and $s.\text{reset}_t(t) = \text{true}$, we can deduce $s'.I(t) = 1$. We know that $s'.I(t) \in I_s(t)$, and thus, we have $1 \in I_s(t)$. By definition of $1 \in I_s(t)$, there exist an $a \in \mathbb{N}^*$ and a $ni \in \mathbb{N}^* \sqcup \{\infty\}$ s.t. $I_s(t) = [a, ni]$ and $1 \in [a, ni]$.

By definition of $1 \in [a, ni]$, we have $a \leq 1$, and since $a \in \mathbb{N}^*$, we can deduce $a = 1$.

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle \in ipm_t$, and by property of stable σ , we have $\sigma(id_t)(A) = a = 1$.

ii. **CASE** $s.\text{reset}_t(t) = \text{false}$: $\boxed{\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}}$

From $s.\text{reset}_t(t) = \sigma(id_t)(\text{srtc})$, we can deduce $\sigma(id_t)(\text{srtc}) = \text{false}$.

From $\sigma(id_t)(“srtc”) = \text{false}$, we can simplify the term $\text{checktc}(\Delta(id_t), \sigma(id_t))$ as follows:

$$\begin{aligned} & \text{checktc}(\Delta(id_t), \sigma(id_t)) \\ &= \\ & (\Delta(id_t)(“tt”) = \text{TEMP_A_B} . (\sigma(id_t)(“stc”) \geq \sigma(id_t)(“A”) - 1) \\ & \quad . (\sigma(id_t)(“stc”) \leq \sigma(id_t)(“B”) - 1)) \\ & + (\Delta(id_t)(“tt”) = \text{TEMP_A_A} . (\sigma(id_t)(“stc”) = \sigma(id_t)(“A”) - 1)) \\ & + (\Delta(id_t)(“tt”) = \text{TEMP_A_INF} . (\sigma(id_t)(“stc”) \geq \sigma(id_t)(“A”) - 1)) \end{aligned} \quad (\text{A.36})$$

Let us perform case analysis on $I_s(t)$; there are two cases:

- **CASE** $I_s(t) = [a, b]$ where $a, b \in \mathbb{N}^*$; then, either $a = b$ or $a \neq b$:

- **CASE** $a = b$:

Then, we have $I_s(t) = [a, a]$, and by construction $\langle \text{transition_type} \Rightarrow \text{TEMP_A_A} \rangle \in gm_t$. By property of the elaboration relation, we have $\Delta(id_t)(“tt”) = \text{TEMP_A_A}$; thus we can simplify the checktc term as follows:

$$\text{checktc}(\Delta(id_t), \sigma(id_t)) = (\sigma(id_t)(“stc”) = \sigma(id_t)(“A”) - 1) \quad (\text{A.37})$$

Rewriting the goal with (A.37), and simplifying the goal:

$$\boxed{\sigma(id_t)(“stc”) = \sigma(id_t)(“A”) - 1.}$$

From $s'.I(t) \in [a, a]$, we can deduce that $s'.I(t) = a$. Let us perform case analysis on $s.I(t) < \text{upper}(I_s(t))$ or $s.I(t) \geq \text{upper}(I_s(t))$:

- * **CASE** $s.I(t) < \text{upper}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $s.I(t) = \sigma(id_t)(“stc”)$. By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$. From $s'.I(t) = a$ and $s'.I(t) = s.I(t) + 1$, we can deduce $a - 1 = s.I(t)$.

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle \in ipm_t$, and by property of stable σ , we have $\sigma(id_t)(“A”) = a$.

Rewriting the goal with $\sigma(id_t)(“A”) = a$, $s.I(t) = \sigma(id_t)(“stc”)$, and $a - 1 = s.I(t)$: **tautology**.

- * **CASE** $s.I(t) \geq \text{upper}(I_s(t))$:

In the case where $s.I(t) > \text{upper}(I_s(t))$, then $s.I(t) > a$. By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$ (Rule ??), we have $s.I(t) = s'.I(t) = a$. Then, $a > a$ is a contradiction.

In the case where $s.I(t) = \text{upper}(I_s(t))$, then $s.I(t) = a$. By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$. Then, we have $s'.I(t) = a$ and $s'.I(t) = a + 1$. Then, $a = a + 1$ is a contradiction.

- **CASE** $a \neq b$: $\boxed{\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}}$

Then, we have $I_s(t) = [a, b]$, and by construction $\langle \text{transition_type} \Rightarrow \text{TEMP_A_B} \rangle \in gm_t$. By property of the elaboration relation, we have $\Delta(id_t)(\text{"tt"}) = \text{TEMP_A_B}$; thus we can simplify the term `checktc` as follows:

$$\begin{aligned} & \text{checktc}(\Delta(id_t), \sigma(id_t)) \\ &= \\ & (\sigma(id_t)(\text{"stc"}) \geq \sigma(id_t)(\text{"A"}) - 1) . (\sigma(id_t)(\text{"stc"}) \leq \sigma(id_t)(\text{"B"}) - 1) \end{aligned} \quad (\text{A.38})$$

Rewriting the goal with (A.38), and simplifying the goal:

$$(\sigma(id_t)(\text{"stc"}) \geq \sigma(id_t)(\text{"A"}) - 1) \wedge (\sigma(id_t)(\text{"stc"}) \leq \sigma(id_t)(\text{"B"}) - 1).$$

Let us perform case analysis on $s.I(t) < \text{upper}(I_s(t))$ or $s.I(t) \geq \text{upper}(I_s(t))$:

* **CASE** $s.I(t) < \text{upper}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $s.I(t) = \sigma(id_t)(\text{"stc"})$. By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$. By definition of $s'.I(t) \in [a, b]$:

$$\Rightarrow a \leq s'.I(t) \leq b.$$

$$\Rightarrow a \leq s'.I(t) \wedge s'.I(t) \leq b$$

$$\Rightarrow a \leq s.I(t) + 1 \wedge s.I(t) + 1 \leq b$$

$$\Rightarrow a - 1 \leq s.I(t) \wedge s.I(t) \leq b - 1$$

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle \in ipm_t$ and $\langle \text{time_B_value} \Rightarrow b \rangle \in ipm_t$, and by property of stable σ , we have $\sigma(id_t)(\text{"A"}) = a$ and $\sigma(id_t)(\text{"B"}) = b$.

Rewriting the goal with $\sigma(id_t)(\text{"A"}) = a$, $\sigma(id_t)(\text{"B"}) = b$ and $s.I(t) = \sigma(id_t)(\text{"stc"})$: $a - 1 \leq s.I(t) \wedge s.I(t) \leq b - 1$.

* **CASE** $s.I(t) \geq \text{upper}(I_s(t))$:

In the case where $s.I(t) > \text{upper}(I_s(t))$, then $s.I(t) > b$. By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$ (Rule ??), we have $s.I(t) = s'.I(t) = b$. Then, $b > b$ is a contradiction.

In the case where $s.I(t) = \text{upper}(I_s(t))$, then $s.I(t) = b$. By definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$.

By definition of $s'.I(t) \in [a, b]$, we have $s'.I(t) \leq b$:

$$\Rightarrow s.I(t) + 1 \leq b$$

$$\Rightarrow b + 1 \leq b \text{ is contradiction.}$$

- **CASE** $I_s(t) = [a, \infty]$ where $a \in \mathbb{N}^*$: $\boxed{\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}}$

By construction $\langle \text{transition_type} \Rightarrow \text{TEMP_A_INF} \rangle \in gm_t$. By property of the elaboration relation, we have $\Delta(id_t)(\text{"tt"}) = \text{TEMP_A_INF}$; thus we can simplify the term `checktc` as follows:

$$\text{checktc}(\Delta(id_t), \sigma(id_t)) = (\sigma(id_t)(\text{"stc"}) \geq \sigma(id_t)(\text{"A"}) - 1)) \quad (\text{A.39})$$

Rewriting the goal with (A.39), and simplifying the goal:

$$\boxed{\sigma(id_t)(\text{"stc"}) \geq \sigma(id_t)(\text{"A"}) - 1.}$$

From $s'.I(t) \in [a, \infty]$, we can deduce $a \leq s'.I(t)$. Then, let us perform case analysis on $s.I(t) \leq \text{lower}(I_s(t))$ or $s.I(t) > \text{lower}(I_s(t))$:

- **CASE** $s.I(t) \leq \text{lower}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, we have $s.I(t) = \sigma(id_t)(\text{"stc"})$.

By definition of $E_c, \tau \vdash s \downarrow s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$:

$$\Rightarrow s'.I(t) \geq a$$

$$\Rightarrow s.I(t) + 1 \geq a$$

$$\Rightarrow s.I(t) \geq a - 1$$

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle \in ipm_t$, and by property of stable σ , we have $\sigma(id_t)(\text{"A"}) = a$.

Rewriting the goal with $\sigma(id_t)(\text{"A"}) = a$ and $s.I(t) = \sigma(id_t)(\text{"stc"})$:

$$\boxed{s.I(t) \geq a - 1.}$$

- **CASE** $s.I(t) > \text{lower}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, we have $\sigma(id_t)(\text{"stc"}) = \text{lower}(I_s(t)) = a$.

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle \in ipm_t$, and by property of stable σ , we have $\sigma(id_t)(\text{"A"}) = a$.

Rewriting the goal with $\sigma(id_t)(\text{"stc"}) = a$ and $\sigma(id_t)(\text{"A"}) = a$: $\boxed{a \geq a - 1.}$

□

Lemma 37 (Falling Edge Equal Firable 2). *then $\forall t \in T, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t, \sigma'(id_t)(\text{"s_firable"}) = \text{true} \Rightarrow t \in \text{Firable}(s')$.*

Proof. Given a $t \in T$ and $id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, and assuming that $\sigma'(id_t)(\text{"s_firable"}) = \text{true}$, let us show $\boxed{t \in \text{Firable}(s')}$.

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$.

By property of the Inject_\downarrow relation, the \mathcal{H} -VHDL falling edge relation, the stabilize relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the **firable** process defined in the transition design architecture, we can deduce:

$$\sigma'(id_t)(\text{"sfa"}) = \sigma(id_t)(\text{"se"}) . \sigma(id_t)(\text{"scc"}) . \text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true} \quad (\text{A.40})$$

From (A.40), we can deduce:

$$\sigma(id_t)(\text{"se"}) = \text{true} \quad (\text{A.41})$$

$$\sigma(id_t)(\text{"scc"}) = \text{true} \quad (\text{A.42})$$

$$\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true} \quad (\text{A.43})$$

Term $\text{checktc}(\Delta(id_t), \sigma(id_t))$ as the same definition as in Lemma [Falling edge equal firable 1](#). By definition of $t \in \text{Firable}(s')$, there are three points to prove:

1. $t \in \text{Sens}(s'.M)$
2. $\forall c \in \mathcal{C}, \mathbb{C}(t, c) = 1 \Rightarrow s'.\text{cond}(c) = \text{true}$ and $\mathbb{C}(t, c) = -1 \Rightarrow s'.\text{cond}(c) = \text{false}$
3. $t \notin T_i \vee s'.I(t) \in I_s(t)$

Let us prove these three points:

1. $t \in \text{Sens}(s'.M)$:

By definition of $E_c, \tau \vdash s \xrightarrow{\downarrow} s'$, we have $s.M = s'.M$. Rewriting the goal with $s.M = s'.M$:
 $t \in \text{Sens}(s.M)$.

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, we have $\sigma(id_t)(\text{"se"}) = \text{true} \Leftrightarrow t \in \text{Sens}(s.M)$.

From $\sigma(id_t)(\text{"se"}) = \text{true}$, we can deduce: $t \in \text{Sens}(s.M)$.

2. $\forall c \in \mathcal{C}, \mathbb{C}(t, c) = 1 \Rightarrow s'.\text{cond}(c) = \text{true}$ and $\mathbb{C}(t, c) = -1 \Rightarrow s'.\text{cond}(c) = \text{false}$

Given a $c \in \mathcal{C}$, there are two points to prove:

- (a) $\mathbb{C}(t, c) = 1 \Rightarrow s'.\text{cond}(c) = \text{true}$.
- (b) $\mathbb{C}(t, c) = -1 \Rightarrow s'.\text{cond}(c) = \text{false}$.

Let us prove these two points:

- (a) Assuming that $\mathbb{C}(t, c) = 1$, let us show $s'.\text{cond}(c) = \text{true}$.

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, we have:

$$\sigma(id_t)(\text{"sc"}c) = \prod_{c' \in \text{conds}(t)} \begin{cases} E_c(\tau, c') & \text{if } \mathbb{C}(t, c') = 1 \\ \text{not}(E_c(\tau, c')) & \text{if } \mathbb{C}(t, c') = -1 \end{cases} = \text{true} \quad (\text{A.44})$$

where $\text{conds}(t) = \{c_i \in \mathcal{C} \mid \mathbb{C}(t, c_i) = 1 \vee \mathbb{C}(t, c_i) = -1\}$.

From $\mathbb{C}(t, c) = 1$, we can deduce $c \in \text{conds}(t)$. By definition of the product expression, we have:

$$E_c(\tau, c) \cdot \prod_{c' \in \text{conds}(t) \setminus \{c\}} \begin{cases} E_c(\tau, c') & \text{if } \mathbb{C}(t, c') = 1 \\ \text{not}(E_c(\tau, c')) & \text{if } \mathbb{C}(t, c') = -1 \end{cases} = \text{true} \quad (\text{A.45})$$

From (A.45), we can deduce that $E_c(\tau, c) = \text{true}$.

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we have $s'.cond(c) = E_c(\tau, c)$.

Rewriting the goal with $s'.cond(c) = E_c(\tau, c)$ and $E_c(\tau, c) = \text{true}$: tautology.

(b) Assuming that $\mathbb{C}(t, c) = -1$, let us show $\boxed{s'.cond(c) = \text{false}}$.

By definition of γ , $E_c, \tau \vdash s \overset{\uparrow}{\approx} \sigma$, we have:

$$\sigma(id_t)(\text{"scc"}) = \prod_{c' \in \text{conds}(t)} \begin{cases} E_c(\tau, c') & \text{if } \mathbb{C}(t, c') = 1 \\ \text{not}(E_c(\tau, c')) & \text{if } \mathbb{C}(t, c') = -1 \end{cases} = \text{true} \quad (\text{A.46})$$

where $\text{conds}(t) = \{c' \in \mathcal{C} \mid \mathbb{C}(t, c') = 1 \vee \mathbb{C}(t, c') = -1\}$.

From $\mathbb{C}(t, c) = -1$, we can deduce $c \in \text{conds}(t)$. By definition of the product expression, we have:

$$\text{not } E_c(\tau, c) \cdot \prod_{c' \in \text{conds}(t) \setminus \{c\}} \begin{cases} E_c(\tau, c') & \text{if } \mathbb{C}(t, c') = 1 \\ \text{not}(E_c(\tau, c')) & \text{if } \mathbb{C}(t, c') = -1 \end{cases} = \text{true} \quad (\text{A.47})$$

From (A.47), we can deduce that $E_c(\tau, c) = \text{false}$.

By definition of E_c , $\tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we have $s'.cond(c) = E_c(\tau, c)$.

Rewriting the goal with $s'.cond(c) = E_c(\tau, c)$ and $E_c(\tau, c) = \text{false}$: tautology.

3. $\boxed{t \notin T_i \vee s'.I(t) \in I_s(t)}$

Reasoning on $\text{checktc}(\Delta(id_t), \sigma(id_t)) = \text{true}$, there are 3 cases:

(a) $(\text{not } \sigma(id_t)(\text{"srtc"}) \cdot [\dots]) = \text{true}$ ¹

(b) $(\sigma(id_t)(\text{"srtc"}) \cdot \Delta(id_t)(\text{"tt"}) \neq \text{NOT_TEMP} \cdot \sigma(id_t)(\text{"A"}) = 1) = \text{true}$

(c) $(\Delta(id_t)(\text{"tt"}) = \text{NOT_TEMP}) = \text{true}$

(a) **CASE** $(\text{not } \sigma(id_t)(\text{"srtc"}) \cdot [\dots]) = \text{true}$:

Then, we can deduce $\text{not } \sigma(id_t)(\text{"srtc"}) = \text{true}$ and $[\dots] = \text{true}$. From $\text{not } \sigma(id_t)(\text{"srtc"}) = \text{true}$, we can deduce $\sigma(id_t)(\text{"srtc"}) = \text{false}$, and from $[\dots] = \text{true}$, we have three other cases:

i. **CASE** $(\Delta(id_t)(\text{"tt"}) = \text{TEMP_A_B} \cdot (\sigma(id_t)(\text{"stc"}) \geq \sigma(id_t)(\text{"A"}) - 1) \cdot (\sigma(id_t)(\text{"stc"}) \leq \sigma(id_t)(\text{"B"}) - 1)) = \text{true}$

ii. **CASE** $(\Delta(id_t)(\text{"tt"}) = \text{TEMP_A_A} \cdot (\sigma(id_t)(\text{"stc"}) = \sigma(id_t)(\text{"A"}) - 1)) = \text{true}$

iii. **CASE** $(\Delta(id_t)(\text{"tt"}) = \text{TEMP_A_INF} \cdot (\sigma(id_t)(\text{"stc"}) \geq \sigma(id_t)(\text{"A"}) - 1)) = \text{true}$

Let us prove the goal in these three contexts:

¹See equation (A.32) for the full definition.

- i. **CASE** $(\Delta(id_t)(tt) = \text{TEMP_A_B} . (\sigma(id_t)(stc) \geq \sigma(id_t)(A) - 1) . (\sigma(id_t)(stc) \leq \sigma(id_t)(B) - 1)) = \text{true}$:

Then, converting boolean equalities into intuitionistic predicates, we have:

- $\Delta(id_t)(tt) = \text{TEMP_A_B}$
- $\sigma(id_t)(stc) \geq \sigma(id_t)(A) - 1$
- $\sigma(id_t)(stc) \leq \sigma(id_t)(B) - 1$

By property of the elaboration relation, and $\Delta(id_t)(tt) = \text{TEMP_A_B}$, there exist $a, b \in \mathbb{N}^*$ s.t. $I_s(t) = [a, b]$. Let us take such an a and b . Then, let us show $s'.I(t) \in I_s(t)$.

Rewriting the goal with $I_s(t) = [a, b]$: $s'.I(t) \in [a, b]$.

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle$ and $\langle \text{time_B_value} \Rightarrow b \rangle$, and by property of stable σ , we have $\sigma(id_t)(A) = a$ and $\sigma(id_t)(B) = b$.

Rewriting the goal with $\sigma(id_t)(A) = a$ and $\sigma(id_t)(B) = b$, and by definition of \in : $\sigma(id_t)(A) \leq s'.I(t) \leq \sigma(id_t)(B)$.

Now, let us perform case analysis on $s.I(t) \leq \text{upper}(I_s(t))$ or $s.I(t) > \text{upper}(I_s(t))$:

- **CASE** $s.I(t) \leq \text{upper}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $s.I(t) = \sigma(id_t)(stc)$.

From $\sigma(id_t)(se) = \text{true}$, we can deduce $t \in \text{Sens}(s.M)$, and from $\sigma(id_t)(srtc) = \text{false}$, we can deduce $s.\text{reset}_t(t) = \text{false}$. Then, by definition of $E_c, \tau \vdash s \stackrel{\downarrow}{\rightarrow} s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$.

$$\begin{aligned} &\Rightarrow \boxed{\sigma(id_t)(A) \leq s.I(t) + 1 \leq \sigma(id_t)(B)} \quad (\text{by } s'.I(t) = s.I(t) + 1) \\ &\Rightarrow \boxed{\sigma(id_t)(A) \leq \sigma(id_t)(stc) + 1 \leq \sigma(id_t)(B)} \quad (\text{by } s.I(t) = \sigma(id_t)(stc)) \\ &\Rightarrow \boxed{\sigma(id_t)(A) - 1 \leq \sigma(id_t)(stc) \leq \sigma(id_t)(B) - 1} \end{aligned}$$

We assumed $\sigma(id_t)(stc) \geq \sigma(id_t)(A) - 1$ and $\sigma(id_t)(stc) \leq \sigma(id_t)(B) - 1$, and thus we can deduce: $\sigma(id_t)(A) - 1 \leq \sigma(id_t)(stc) \leq \sigma(id_t)(B) - 1$

- **CASE** $s.I(t) > \text{upper}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \stackrel{\uparrow}{\approx} \sigma$, we have $\sigma(id_t)(stc) = \text{upper}(I_s(t)) = b$.

Then, from $\sigma(id_t)(stc) \leq \sigma(id_t)(B) - 1$, $\sigma(id_t)(stc) = \text{upper}(I_s(t)) = b$ and $\sigma(id_t)(B) = b$, we can deduce the following contradiction:

$$\sigma(id_t)(B) \leq \sigma(id_t)(B) - 1.$$

- ii. $(\Delta(id_t)(tt) = \text{TEMP_A_A} . (\sigma(id_t)(stc) = \sigma(id_t)(A) - 1)) = \text{true}$:

Then, converting boolean equalities into intuitionistic predicates, we have:

- $\Delta(id_t)(tt) = \text{TEMP_A_A}$
- $\sigma(id_t)(stc) = \sigma(id_t)(A) - 1$

By property of the elaboration relation, and $\Delta(id_t)(tt) = \text{TEMP_A_A}$, there exist $a \in \mathbb{N}^*$ s.t. $I_s(t) = [a, a]$. Let us take such an a . Then, let us show $s'.I(t) \in I_s(t)$.

Rewriting the goal with $I_s(t) = [a, a]$: $s'.I(t) \in [a, a]$.

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle$, and by property of stable σ , we have $\sigma(id_t)(A'') = a$.

Rewriting the goal with $\sigma(id_t)(A'') = a$, unfolding the definition of \in , and simplifying the goal: $s'.I(t) = \sigma(id_t)(A'')$.

Now, let us perform case analysis on $s.I(t) \leq \text{upper}(I_s(t))$ or $s.I(t) > \text{upper}(I_s(t))$:

- **CASE** $s.I(t) \leq \text{upper}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, we have $s.I(t) = \sigma(id_t)(\text{stc}'')$.

From $\sigma(id_t)(\text{se}') = \text{true}$, we can deduce $t \in \text{Sens}(s.M)$, and from $\sigma(id_t)(\text{srtc}') = \text{false}$, we can deduce $s.\text{reset}_t(t) = \text{false}$. Then, by definition of $E_c, \tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$.

$$\Rightarrow \boxed{s.I(t) + 1 = \sigma(id_t)(A'')} \quad (\text{by } s'.I(t) = s.I(t) + 1)$$

$$\Rightarrow \boxed{\sigma(id_t)(\text{stc}'') + 1 = \sigma(id_t)(A'')} \quad (\text{by } s.I(t) = \sigma(id_t)(\text{stc}''))$$

$$\Rightarrow \boxed{\sigma(id_t)(\text{stc}'') = \sigma(id_t)(A'') - 1} \quad (\text{assumption})$$

- **CASE** $s.I(t) > \text{upper}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, we have $\sigma(id_t)(\text{stc}'') = \text{upper}(I_s(t)) = a$.

Then, from $\sigma(id_t)(\text{stc}'') = \sigma(id_t)(A'') - 1$, $\sigma(id_t)(\text{stc}'') = \text{upper}(I_s(t)) = a$, $\sigma(id_t)(A'') = a$, and $a \in \mathbb{N}^*$, we can derive the following contradiction:

$$\boxed{\sigma(id_t)(A'') = \sigma(id_t)(A'') - 1}$$

- $(\Delta(id_t)(tt') = \text{TEMP_A_INF} . (\sigma(id_t)(\text{stc}'') \geq \sigma(id_t)(A'') - 1)) = \text{true}$:

Then, converting boolean equalities into intuitionistic predicates, we have:

- $\Delta(id_t)(tt') = \text{TEMP_A_INF}$
- $\sigma(id_t)(\text{stc}'') \geq \sigma(id_t)(A'') - 1$

By property of the elaboration relation, and $\Delta(id_t)(tt') = \text{TEMP_A_INF}$, there exist $a \in \mathbb{N}^*$ s.t. $I_s(t) = [a, \infty]$. Let us take such an a . Then, let us show $\boxed{s'.I(t) \in I_s(t)}$.

Rewriting the goal with $I_s(t) = [a, \infty]$: $\boxed{s'.I(t) \in [a, \infty]}$.

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle$, and by property of stable σ , we have $\sigma(id_t)(A'') = a$.

Rewriting the goal with $\sigma(id_t)(A'') = a$, unfolding the definition of \in , and simplifying the goal: $\boxed{\sigma(id_t)(A'') \leq s'.I(t)}$.

Now, let us perform case analysis on $s.I(t) \leq \text{lower}(I_s(t))$ or $s.I(t) > \text{lower}(I_s(t))$:

- **CASE** $s.I(t) \leq \text{lower}(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, we have $s.I(t) = \sigma(id_t)(\text{stc}'')$.

From $\sigma(id_t)(\text{se}') = \text{true}$, we can deduce $t \in \text{Sens}(s.M)$, and from $\sigma(id_t)(\text{srtc}') = \text{false}$, we can deduce $s.\text{reset}_t(t) = \text{false}$. Then, by definition of $E_c, \tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$.

$$\Rightarrow \boxed{\sigma(id_t)(A'') \leq s.I(t) + 1} \quad (\text{by } s'.I(t) = s.I(t) + 1)$$

$$\Rightarrow \boxed{\sigma(id_t)(A'') \leq \sigma(id_t)(\text{stc}'') + 1} \quad (\text{by } s.I(t) = \sigma(id_t)(\text{stc}''))$$

$$\Rightarrow \sigma(id_t)(A) - 1 \leq \sigma(id_t)(stc) \text{ (assumption)}$$

- **CASE** $s.I(t) > lower(I_s(t))$:

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, we have $\sigma(id_t)(stc) = lower(I_s(t)) = a$. From $\sigma(id_t)(se) = \text{true}$, we can deduce $t \in Sens(s.M)$, and from $\sigma(id_t)(srtc) = \text{false}$, we can deduce $s.reset_t(t) = \text{false}$. Then, by definition of $E_c, \tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), we have $s'.I(t) = s.I(t) + 1$.

$$\begin{aligned} \Rightarrow & \boxed{\sigma(id_t)(A) \leq s.I(t) + 1} \text{ (by } s'.I(t) = s.I(t) + 1\text{)} \\ \Rightarrow & \boxed{a \leq s.I(t) + 1} \text{ (by } \sigma(id_t)(A) = a\text{)} \\ \Rightarrow & \boxed{a < s.I(t)} \\ \Rightarrow & \boxed{lower(I_s(t)) < s.I(t)} \text{ (assumption)} \end{aligned}$$

$$(b) (\sigma(id_t)(srtc) . \Delta(id_t)(tt) \neq \text{NOT_TEMP} . \sigma(id_t)(A) = 1) = \text{true}$$

Then, converting boolean equalities into intuitionistic predicates, we have:

- $\sigma(id_t)(srtc) = \text{true}$
- $\Delta(id_t)(tt) \neq \text{NOT_TEMP}$
- $\sigma(id_t)(A) = 1$

By property of the elaboration relation, and $\Delta(id_t)(tt) \neq \text{NOT_TEMP}$, there exist an $a \in \mathbb{N}^*$ and a $ni \in \mathbb{N}^* \sqcup \{\infty\}$ s.t. $I_s(t) = [a, ni]$. Let us take such an a and ni .

By construction, $\langle \text{time_A_value} \Rightarrow a \rangle \in ipm_t$, and by property of stable σ , we have $\sigma(id_t)(A) = a$. Thus, we can deduce $a = 1$ and $I_s(t) = [1, ni]$.

By definition of $\gamma, E_c, \tau \vdash s \approx \sigma$, from $\sigma(id_t)(se) = \text{true}$, we can deduce $t \in Sens(s.M)$, and from $\sigma(id_t)(srtc) = \text{true}$, we can deduce $s.reset_t(t) = \text{true}$.

By definition of $E_c, \tau \vdash s \xrightarrow{\downarrow} s'$ (Rule ??), $t \in Sens(s.M)$ and $s.reset_t(t) = \text{true}$, we have $s'.I(t) = 1$.

Now, let us show $\boxed{s'.I(t) \in I_s(t)}$.

Rewriting the goal with $s'.I(t) = 1$ and $I_s(t) = [1, ni]$: $1 \in [1, ni]$.

$$(c) (\Delta(id_t)(tt) = \text{NOT_TEMP}) = \text{true}$$

Let us show $\boxed{t \notin T_i}$.

By property of the elaboration relation and $\Delta(id_t)(tt) = \text{NOT_TEMP}$, we have $\boxed{t \notin T_i}$.

□

Lemma 38 (Falling edge equal not firable). *then $\forall t \in T, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t, t \notin Firable(s')$ $\Leftrightarrow \sigma'(id_t)(s_firable) = \text{false}$.*

Proof. Proving the above lemma is trivial by appealing to Lemma 35 and by reasoning on contrapositives. □

A.4.7 Falling edge and fired transitions

Lemma 39 (Falling Edge Equal Fired Set). *then $\forall t \in T, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t, \forall fset \subseteq T, s.t. IsFiredSet(s', fset), t \in fset \Leftrightarrow \sigma'(id_t)(“fired”) = true$.*

Proof. Given a $t \in T$, and $id_t \in Comps(\Delta)$, and a $fset \subseteq T$ s.t. $IsFiredSet(s', fset)$, let us show $t \in fset \Leftrightarrow \sigma'(id_t)(“fired”) = true$.

By definition of $IsFiredSet(s', fset)$, we have $IsFiredSetAux(s', \emptyset, T, fset)$.

Then, we can appeal to Lemma 40 to solve the goal, but first we must prove the following *extra hypothesis* (i.e, one of the premise of Lemma Falling edge equal fired set aux):

$$\forall t' \in T, id_{t'} \in Comps(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\ (t' \in \emptyset \Rightarrow \sigma'(id_{t'})(“fired”) = true) \wedge (\sigma'(id_{t'})(“fired”) = true \Rightarrow t' \in \emptyset \vee t' \in T).$$

Given a $t' \in T$ and an $id_{t'} \in Comps(\Delta)$ s.t. $\gamma(t') = id_{t'}$, there are two points to prove:

1. $t' \in \emptyset \Rightarrow \sigma'(id_{t'})(“fired”) = true$
2. $\sigma'(id_{t'})(“fired”) = true \Rightarrow t' \in \emptyset \vee t' \in T$

Let us show these two points:

1. Assuming $t' \in \emptyset$, let us show $\sigma'(id_{t'})(“fired”) = true$.
 $t' \in \emptyset$ is a contradiction.
2. Assuming $\sigma'(id_{t'})(“fired”) = true$, let us show $t' \in \emptyset \vee t' \in T$.
By definition, $t' \in T$.

□

Lemma 40 (Falling edge equal fired set aux). *then $\forall t \in T, id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t, \forall fired \subseteq T, T_s \subseteq T, fset \subseteq T$, assume that:*

- $IsFiredSetAux(s', fired, T_s, fset)$
- *EH (Extra. Hypothesis):*
 $\forall t' \in T, id_{t'} \in Comps(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\ (t' \in fired \Rightarrow \sigma'(id_{t'})(“fired”) = true) \wedge (\sigma'(id_{t'})(“fired”) = true \Rightarrow t' \in fired \vee t' \in T_s)$.

then $t \in fset \Leftrightarrow \sigma'(id_t)(“fired”) = true$.

Proof. Given a $t \in T$, an $id_t \in Comps(\Delta)$, a $fired, T_s, fset \subseteq T$, and assuming

$IsFiredSetAux(s', fired, T_s, fset)$ and EH, let us show $t \in fset \Leftrightarrow \sigma'(id_t)(“fired”) = true$.

Let us reason by induction on $IsFiredSetAux(s', fired, T_s, fset)$.

- **BASE CASE:** $t \in \text{fired} \Leftrightarrow \sigma'(id_t)(\text{"fired"}) = \text{true}$.

In that case, $\text{fired} = fset$ and $T_s = \emptyset$, EH looks like this:

$$\begin{aligned} \forall t' \in T, id_{t'} \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\ (t' \in \text{fired} \Rightarrow \sigma'(id_{t'})(\text{"fired"}) = \text{true}) \wedge (\sigma'(id_{t'})(\text{"fired"}) = \text{true} \Rightarrow t' \in \text{fired} \vee t' \in \emptyset). \end{aligned}$$

From EH, we can deduce $t \in \text{fired} \Leftrightarrow \sigma'(id_t)(\text{"fired"}) = \text{true}$.

- **INDUCTION CASE:** $t \in fset \Leftrightarrow \sigma'(id_t)(\text{"fired"}) = \text{true}$.

In that case, we have:

- $\text{IsTopPrioritySet}(T_s, tp)$
- $\text{ElectFired}(s', \text{fired}, tp, \text{fired}')$
- $\text{FiredAux}(s', \text{fired}', T_s \setminus tp, fset)$

$$\begin{aligned} & (\forall t' \in T, id_{t'} \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\ & (t' \in \text{fired}' \Rightarrow \sigma'(id_{t'})(\text{"fired"}) = \text{true}) \wedge (\sigma'(id_{t'})(\text{"fired"}) = \text{true} \Rightarrow t' \in \text{fired}' \vee t' \in \\ & T_s \setminus tp)) \Rightarrow \\ & t \in fset \Leftrightarrow \sigma'_t(\text{"fired"}) = \text{true}. \end{aligned}$$

Applying the induction hypothesis, then, the new goal is:

$$\begin{aligned} & \forall t' \in T, id_{t'} \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\ & (t' \in \text{fired}' \Rightarrow \sigma'(id_{t'})(\text{"fired"}) = \text{true}) \\ & \wedge (\sigma'(id_{t'})(\text{"fired"}) = \text{true} \Rightarrow t' \in \text{fired}' \vee t' \in T_s \setminus tp) \end{aligned}$$

Apply Lemma **Elect Fired Equal Fired** to solve the goal.

□

Lemma 41 (Elect Fired Equal Fired). *then $\forall \text{fired}, \text{fired}', T_s, tp, fset \subseteq T$, assume that:*

- $\text{IsTopPrioritySet}(T_s, tp)$
- $\text{ElectFired}(s', \text{fired}, tp, \text{fired}')$
- $\text{FiredAux}(s', \text{fired}', T_s \setminus tp, fset)$
- **EH (Extra. Hypothesis):**
 $\forall t' \in T, id_{t'} \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t') = id_{t'},$
 $(t' \in \text{fired} \Rightarrow \sigma'(id_{t'})(\text{"fired"}) = \text{true}) \wedge (\sigma'(id_{t'})(\text{"fired"}) = \text{true} \Rightarrow t' \in \text{fired} \vee t' \in T_s)$

*then $\forall t \in T, id_t \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t) = id_t,$
 $(t \in \text{fired}' \Rightarrow \sigma'(id_t)(\text{"fired"}) = \text{true}) \wedge (\sigma'(id_t)(\text{"fired"}) = \text{true} \Rightarrow t \in \text{fired}' \vee t \in T_s \setminus tp)$.*

Proof. Given a $t \in T$ and an $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$, let us show

$$(t \in fired' \Rightarrow \sigma'(id_t)(\text{"fired"}) = \text{true}) \wedge (\sigma'(id_t)(\text{"fired"}) = \text{true} \Rightarrow t \in fired' \vee t \in T_s \setminus tp).$$

Let us reason by induction on $ElectFired(s', fired, tp, fired')$; there are three cases:

1. **BASE CASE:** $tp = \emptyset$ and $fired = fired'$.
2. **INDUCTIVE CASE:** $tp = \{t_0\} \cup tp_0$ and t_0 is elected to be fired.
3. **INDUCTIVE CASE:** $tp = \{t_0\} \cup tp_0$ and t_0 is not elected to be fired.

Let us prove the goal in these three contexts:

1. **BASE CASE:**

$$(t \in fired \Rightarrow \sigma'(id_t)(\text{"fired"}) = \text{true}) \wedge (\sigma'(id_t)(\text{"fired"}) = \text{true} \Rightarrow t \in fired \vee t \in T_s).$$

Apply EH to solve the goal.

2. **INDUCTIVE CASE:** $tp = \{t_0\} \cup tp_0$ and t_0 is elected to be fired.

In that case, we have:

- $IsTopPrioritySet(T_s, \{t_0\} \cup tp_0)$
- $ElectFired(s', fired \cup \{t_0\}, tp_0, fired')$
- $Is Fired Set Aux(s', fired', T_s \setminus \{t_0\} \cup tp_0, fset)$
- $t_0 \in Firable(s')$
- $t_0 \in Sens(s'.M - \sum_{t_i \in Pr(t, fired)} pre(t_i))$ where $Pr(t, fired) = \{t' \mid t' \succ t \wedge t' \in fired\}$
- EH: $\forall t' \in T, id_{t'} \in Comps(\Delta)$ s.t. $\gamma(t') = id_{t'}$,
 $(t' \in fired \Rightarrow \sigma'(id_{t'})(\text{"f"}) = \text{true}) \wedge (\sigma'(id_{t'})(\text{"f"}) = \text{true} \Rightarrow t' \in fired \vee t' \in T_s)$

$$\begin{aligned} & \forall T'_s \subseteq T, \\ & IsTopPrioritySet(T'_s, tp_0) \Rightarrow \\ & Is Fired Set Aux(s', fired', T'_s \setminus tp_0, fset) \Rightarrow \\ & (\forall t' \in T, id_{t'} \in Comps(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\ & (t' \in fired \cup \{t_0\} \Rightarrow \sigma'_{t'}(\text{"f"}) = \text{true}) \wedge (\sigma'(id_{t'})(\text{"f"}) = \text{true} \Rightarrow t' \in fired \cup \\ & \{t_0\} \vee t' \in T'_s)) \Rightarrow \\ & \forall t \in T, id_t \in Comps(\Delta) \text{ s.t. } \gamma(t) = id_t, \\ & (t \in fired' \Rightarrow \sigma'(id_t)(\text{"f"}) = \text{true}) \wedge (\sigma'(id_t)(\text{"f"}) = \text{true} \Rightarrow t \in fired' \vee t \in T'_s \setminus tp_0) \end{aligned}$$

$$\begin{aligned} & \forall t \in T, id_t \in Comps(\Delta) \text{ s.t. } \gamma(t) = id_t, \\ & (t \in fired' \Rightarrow \sigma'_t(\text{"f"}) = \text{true}) \wedge (\sigma'_t(\text{"f"}) = \text{true} \Rightarrow t \in fired' \vee t \in T_s \setminus \{t_0\} \cup tp_0) \end{aligned}$$

To solve the goal, we can apply the induction hypothesis with $T'_s = T_s \setminus \{t_0\}$; then, there are three points to prove:

(a) $\boxed{\text{IsTopPrioritySet}(T_s \setminus \{t_0\}, tp_0)}$

(b) $\boxed{\text{IsFiredSetAux}(s', fired', (T_s \setminus \{t_0\}) \setminus tp_0, fset)}$

(c) $\boxed{\begin{aligned} & \forall t' \in T, id_{t'} \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\ & (t' \in fired \cup \{t_0\} \Rightarrow \sigma'_{t'}("f") = \text{true}) \wedge (\sigma'(id_{t'})(“f”) = \text{true} \Rightarrow t' \in fired \cup \{t_0\} \vee t' \in T_s \setminus \{t_0\}) \end{aligned}}$

Let us prove these three points:

(a) $\boxed{\text{IsTopPrioritySet}(T_s \setminus \{t_0\}, tp_0)}$

Not provable yet.

(b) $\boxed{\text{IsFiredSetAux}(s', fired', (T_s \setminus \{t_0\}) \setminus tp_0, fset)}.$

We know that $(T_s \setminus \{t_0\}) \setminus tp_0 = T_s \setminus (\{t_0\} \cup tp_0)$, and thus

$\text{IsFiredSetAux}(s', fired', T_s \setminus (\{t_0\} \cup tp_0), fset)$ is an assumption.

(c) $\boxed{\begin{aligned} & \forall t' \in T, id_{t'} \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\ & (t' \in fired \cup \{t_0\} \Rightarrow \sigma'(id_{t'})(“f”) = \text{true}) \wedge (\sigma'(id_{t'})(“f”) = \text{true} \Rightarrow t' \in fired \cup \{t_0\} \vee t' \in T_s \setminus \{t_0\}) \end{aligned}}$

Given a $t' \in T$ and an $id_{t'} \in \text{Comps}(\Delta)$ s.t. $\gamma(t') = id_{t'}$, let us show

$$\begin{aligned} & (t' \in fired \cup \{t_0\} \Rightarrow \sigma'(id_{t'})(“f”) = \text{true}) \\ & \wedge (\sigma'(id_{t'})(“f”) = \text{true} \Rightarrow t' \in fired \cup \{t_0\} \vee t' \in T_s \setminus \{t_0\}). \end{aligned}$$

The proof is in two parts.

- Assuming that $t' \in fired \cup \{t_0\}$, let us show $\boxed{\sigma'(id_{t'})(“f”) = \text{true}}.$

Case analysis on $t' \in fired \cup \{t_0\}$; there are two cases:

- $t' \in fired$
- $t' = t_0$

Let us prove the goal in these two contexts.

- **CASE $t' \in fired$:** Thanks to EH, we can deduce $\boxed{\sigma'_{t'}("f") = \text{true}}.$

- **CASE $t' = t_0$:**

By definition of $id_{t'}$, there exist a $gm_{t'}, ipm_{t'}, opm_{t'}$ s.t. $\text{comp}(id_{t'}, “transition”, gm_{t'}, ipm_{t'}, opm_{t'}) \in d.cs$.

By property of the stabilize relation and $\text{comp}(id_{t'}, “transition”, gm_{t'}, ipm_{t'}, opm_{t'}) \in d.cs$, and through the examination of the `fired_evaluation` process defined in the transition design architecture:

$$\sigma(id_{t'})(“f”) = \sigma(id_{t'})(“sfa”) . \sigma(id_{t'})(“spc”) \quad (\text{A.48})$$

Rewriting the goal with (A.48): $\sigma(id_{t'})(“sfa”) \cdot \sigma(id_{t'})(“spc”) = \text{true}$.

Then, there are two points to prove:

- A. $\sigma(id_{t'})(“sfa”) = \text{true}$.
- B. $\sigma(id_{t'})(“spc”) = \text{true}$.

Let us prove these two points:

- A. $\sigma(id_{t'})(“sfa”) = \text{true}$.

Appealing to Lemma 35, we can deduce $\sigma(id_{t'})(“sfa”) = \text{true}$.

- B. $\sigma(id_{t'})(“spc”) = \text{true}$.

Appealing to Lemma 42, we can deduce $\sigma(id_{t'})(“spc”) = \text{true}$.

- ii. Assuming that $\sigma'(id_{t'})(“f”) = \text{true}$, let us show $t' \in \text{fired} \cup \{t_0\} \vee t' \in T_s \setminus \{t_0\}$.
From $\sigma'(id_{t'})(“f”) = \text{true}$ and EH, we can deduce that $t' \in \text{fired} \vee t' \in T_s$.
Case analysis on $t' \in \text{fired} \vee t' \in T_s$.

- **CASE $t' \in \text{fired}$:** then, it is trivial to show $t' \in \text{fired} \cup \{t_0\}$.
- **CASE $t' \in T_s$:** We know that $t_0 \in T_s$. Therefore, either $t' \in T_s \setminus \{t_0\}$, or $t' = t_0$, and then, $t' \in \text{fired} \cup \{t_0\}$.

- 3. **INDUCTIVE CASE:** $tp = \{t_0\} \cup tp_0$ and t_0 is not elected to be fired.

- $\text{IsTopPrioritySet}(T_s, \{t_0\} \cup tp_0)$
- $\text{ElectFired}(s', \text{fired}, tp_0, \text{fired}')$
- $\text{IsFiredSetAux}(s', \text{fired}', T_s \setminus \{t_0\} \cup tp_0, fset)$
- $\neg(t_0 \in \text{Firable}(s') \wedge t_0 \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i)))$
- **EH:**
 $\forall t' \in T, id_{t'} \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t') = id_{t'},$
 $(t' \in \text{fired} \Rightarrow \sigma'(id_{t'})(“f”) = \text{true}) \wedge (\sigma'(id_{t'})(“f”) = \text{true} \Rightarrow t' \in \text{fired} \vee t' \in T_s)$

$$\begin{aligned}
 & \forall T'_s \subseteq T, \\
 & \text{IsTopPrioritySet}(T'_s, tp_0) \Rightarrow \\
 & \text{IsFiredSetAux}(s', \text{fired}', T'_s \setminus tp_0, fset) \Rightarrow \\
 & (\forall t' \in T, id_{t'} \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t') = id_{t'}, \\
 & (t' \in \text{fired} \Rightarrow \sigma'(id_{t'})(“f”) = \text{true}) \wedge (\sigma'(id_{t'})(“f”) = \text{true} \Rightarrow t' \in \text{fired} \vee t' \in T'_s)) \Rightarrow \\
 & \forall t \in T, id_t \in \text{Comps}(\Delta) \text{ s.t. } \gamma(t) = id_t, \\
 & (t \in \text{fired}' \Rightarrow \sigma'(id_t)(“f”) = \text{true}) \wedge (\sigma'(id_t)(“f”) = \text{true} \Rightarrow t \in \text{fired}' \vee t \in T'_s \setminus tp_0)
 \end{aligned}$$

$\forall t \in T, id_t \in Comps(\Delta) \text{ s.t. } \gamma(t) = id_t,$
 $(t \in fired' \Rightarrow \sigma'(id_t)(f) = \text{true}) \wedge (\sigma'(id_t)(f) = \text{true} \Rightarrow t \in fired' \vee t \in T_s \setminus \{t_0\} \cup tp_0).$

Then, we can apply the induction hypothesis with $T'_s = T_s \setminus \{t_0\}$, then, there are three points to prove:

(a) $IsTopPrioritySet(T_s \setminus \{t_0\}, tp_0)$

(b) $IsFiredSetAux(s', fired', (T_s \setminus \{t_0\}) \setminus tp_0, fset)$

(c) $\forall t' \in T, id_{t'} \in Comps(\Delta) \text{ s.t. } \gamma(t') = id_{t'},$
 $(t' \in fired \Rightarrow \sigma'(id_{t'})(f) = \text{true}) \wedge (\sigma'(id_{t'})(f) = \text{true} \Rightarrow t' \in fired \vee t' \in T_s \setminus \{t_0\})$

Let us prove these three points:

(a) $IsTopPrioritySet(T_s \setminus \{t_0\}, tp_0)$

Not provable yet.

(b) $IsFiredSetAux(s', fired', (T_s \setminus \{t_0\}) \setminus tp_0, fset)$

We know that $(T_s \setminus \{t_0\}) \setminus tp_0 = T_s \setminus (\{t_0\} \cup tp_0)$, and thus

$IsFiredSetAux(s', fired', T_s \setminus (\{t_0\} \cup tp_0), fset)$ is an assumption.

(c) $\forall t' \in T, id_{t'} \in Comps(\Delta) \text{ s.t. } \gamma(t') = id_{t'},$
 $(t' \in fired \Rightarrow \sigma'(id_{t'})(f) = \text{true}) \wedge (\sigma'(id_{t'})(f) = \text{true} \Rightarrow t' \in fired \vee t' \in T_s \setminus \{t_0\})$

Given a $t' \in T$ and an $id_{t'} \in Comps(\Delta)$ s.t. $\gamma(t') = id_{t'}$, let us show

$(t' \in fired \Rightarrow \sigma'(id_{t'})(f) = \text{true}) \wedge (\sigma'(id_{t'})(f) = \text{true} \Rightarrow t' \in fired \vee t' \in T_s \setminus \{t_0\})$

The proof is in two parts:

i. Assuming that $t' \in fired$, let us show $\sigma'(id_{t'})(f) = \text{true}.$

From $t' \in fired$ and EH, $\sigma'(id_{t'})(f) = \text{true}.$

ii. Assuming that $\sigma'(id_{t'})(f) = \text{true}$, let us show $t' \in fired \vee t' \in T_s \setminus \{t_0\}.$

Thanks to $\sigma'(id_{t'})(f) = \text{true}$ and EH, we know that: $t' \in fired \vee t' \in T_s.$

Case analysis on $t' \in fired \vee t' \in T_s$; there are two cases:

- CASE $t' \in fired.$

- **CASE** $t' \in T_s$:

From $\text{IsTopPrioritySet}(T_s, \{t_0\} \cup tp_0)$, we can deduce that $t_0 \in T_s$. Therefore, either $t' \in T_s \setminus \{t_0\}$ or $t' = t_0$.

In the case where $t' = t_0$, we need to show a contradiction by proving $t' \in \text{Firable}(s')$ and $t' \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i))$ based on $\sigma'(id_{t'})("f") = \text{true}$.

By definition of $id_{t'}$, there exist a $gm_{t'}, ipm_{t'}, opm_{t'}$ s.t. $\text{comp}(id_{t'}, "transition", gm_{t'}, ipm_{t'}, opm_{t'}) \in d.cs$.

By property of the stabilize relation and $\text{comp}(id_{t'}, "transition", gm_{t'}, ipm_{t'}, opm_{t'}) \in d.cs$:

$$\sigma(id_{t'})(“f”) = \sigma(id_{t'})(“sfa”) . \sigma(id_{t'})(“spc”) = \text{true} \quad (\text{A.49})$$

From $\sigma(id_{t'})(“sfa”) = \text{true}$, and appealing to Lemma **Falling edge equal firable**, we can deduce $t' \in \text{Firable}(s')$.

From $\sigma(id_{t'})(“spc”) = \text{true}$, and appealing to Lemma **Stabilize Compute Priority Combination After Falling Edge**, we can deduce $t' \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i))$.

Then, as $t' = t_0$, $\neg(t_0 \in \text{Firable}(s') \wedge t_0 \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i)))$ is a contradiction.

□

Lemma 42 (Stabilize Compute Priority Combination After Falling Edge). *then $\forall t \in T, id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, $\forall fired, fired', T_s, tp, fset \subseteq T$ assume that:*

- $\text{IsTopPrioritySet}(T_s, \{t\} \cup tp)$
- $\text{ElectFired}(s', fired, tp, fired')$
- $\text{FiredAux}(s', fired', T_s \setminus \{t\} \cup tp, fset)$
- $EH: \forall t' \in T, id_{t'} \in \text{Comps}(\Delta)$ s.t. $\gamma(t') = id_{t'}$, $(t' \in fired \Rightarrow \sigma'(id_{t'})(“f”) = \text{true}) \wedge (\sigma'(id_{t'})(“f”) = \text{true} \Rightarrow t' \in fired \vee t' \in T_s)$.
- $t \in \text{Firable}(s')$

then $t \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i)) \Leftrightarrow \sigma'(id_t)(“spc”) = \text{true}$

Proof. Given a $t \in T$ and an $id_t \in \text{Comps}(\Delta)$ s.t. $\gamma(t) = id_t$, a $fired, fired', T_s, tp, fset \subseteq T$ and assuming all the above hypotheses, let us show

$$t \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i)) \Leftrightarrow \sigma'(id_t)(“spc”) = \text{true}.$$

By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$.

By property of the stabilize relation, $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$, and through the examination of the priority_authorization_evaluation process defined in the transition design architecture, we can deduce:

$$\sigma'(id_t)(\text{"spc"}) = \prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] \quad (\text{A.50})$$

Rewriting the goal with (A.50):

$$t \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i)) \Leftrightarrow \prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] = \text{true}.$$

Then, the proof is in two parts:

1. $t \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i)) \Rightarrow \prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] = \text{true}$
2. $\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] = \text{true} \Rightarrow t \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i))$

Let us prove both sides of the equivalence:

1. Assuming that $t \in \text{Sens}(s'.M - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i))$, let us show

$$\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] = \text{true}.$$

Let us perform case analysis on $\text{input}(t)$; there are 2 cases:

- CASE $\text{input}(t) = \emptyset$:

By construction, $\langle \text{input_arcs_number} \Rightarrow 1 \rangle \in gm_t$ and $\langle \text{priority_authorizations}(0) \Rightarrow \text{true} \rangle \in ipm_t$.

By property of the elaboration relation, we have $\Delta(id_t)(\text{"ian"}) = 1$, and by property of the stabilize relation, we have $\sigma'(id_t)(\text{"pauths"})[0] = \text{true}$.

Rewriting the goal with $\Delta(id_t)(\text{"ian"}) = 1$ and $\sigma'(id_t)(\text{"pauths"})[0] = \text{true}$, and simplifying the goal: **tautology**.

- CASE $\text{input}(t) \neq \emptyset$:

Then, let us show an equivalent goal:

$$\forall i \in [0, \Delta(id_t)(\text{"ian"}) - 1], \sigma'(id_t)(\text{"pauths"})[i] = \text{true}.$$

Given an $i \in [0, \Delta(id_t)(\text{"ian"}) - 1]$, let us show $\sigma'(id_t)(\text{"pauths"})[i] = \text{true}$.

By construction, $\langle \text{input_arcs_number} \Rightarrow |\text{input}(t)| \rangle \in gm_t$.

By property of the elaboration relation, we have $\Delta(id_t)(\text{"ian"}) = |\text{input}(t)|$. Then, we can deduce $i \in [0, |\text{input}(t)| - 1]$.

By construction, for all $i \in [0, |\text{input}(t)| - 1]$, there exist a $p \in \text{input}(t)$ and an $id_p \in \text{Comps}(\Delta)$ s.t. $\gamma(p) = id_p$, there exist a gm_p, ipm_p, opm_p s.t. $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and there exist a $j \in [0, |\text{output}(p)|]$ and an $id_{ji} \in \text{Sigs}(\Delta)$ s.t.

$\langle \text{input_arcs_valid}(i) \Rightarrow id_{ji} \rangle \in ipm_t$ and $\langle \text{output_arcs_valid}(j) \Rightarrow id_{ji} \rangle \in opm_t$. Let us take such a $p \in \text{input}(t)$, $id_p \in \text{Comps}(\Delta)$, $gm_p, ipm_p, opm_p, j \in [0, |\text{output}(p)|]$ and $id_{ji} \in \text{Sigs}(\Delta)$.

Now, let us perform case analysis on the nature of the arc connecting p and t ; there are 2 cases:

- **CASE** $\text{pre}(p, t) = (\omega, \text{test})$ or $\text{pre}(p, t) = (\omega, \text{inhib})$:

By construction, $\langle \text{priority_authorizations}(i) \Rightarrow \text{true} \rangle \in ipm_t$, and by property of the stabilize relation: $\sigma'(id_t)(\text{"pauths"})[i] = \text{true}$.

- **CASE** $\text{pre}(p, t) = (\omega, \text{basic})$:

Let us define $\text{output}_c(p) = \{t \in T \mid \exists \omega, \text{pre}(p, t) = (\omega, \text{basic})\}$, the set of output transitions of p that are in conflict. Then, there are two cases, one for each way to solve the conflicts between the output transitions of p :

- * **CASE** For all pair of transitions in $\text{output}_c(p)$, all conflicts are solved by mutual exclusion:

By construction, $\langle \text{priority_authorizations}(i) \Rightarrow \text{true} \rangle \in ipm_t$, and by property of the stabilize relation: $\sigma'(id_t)(\text{"pauths"})[i] = \text{true}$.

- * **CASE** The priority relation is a strict total order over the set $\text{output}_c(p)$:

By construction, there exists an $id'_{ji} \in \text{Sigs}(\Delta)$ s.t.

$\langle \text{priority_authorizations}(i) \Rightarrow id'_{ji} \rangle \in ipm_t$ and

$\langle \text{priority_authorizations}(j) \Rightarrow id'_{ji} \rangle \in opm_p$.

By property of the stabilize relation, $\text{comp}(id_t, \text{"transition"}, gm_t, ipm_t, opm_t) \in d.cs$ and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, we can deduce:

$$\sigma'(id_t)(\text{"pauths"})[i] = \sigma'(id'_{ji}) = \sigma'(id_p)(\text{"pauths"})[j] \quad (\text{A.51})$$

Rewriting the goal with (A.51): $\sigma'(id_p)(\text{"pauths"})[j] = \text{true}$.

By property of the stabilize relation, $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$, and through the examination of the priority_evaluation process defined in the place design behavior, we can deduce:

$$\sigma'(id_p)(\text{"pauths"})[j] = (\sigma'(id_p)(\text{"sm"}) \geq \text{vsots} + \sigma'(id_p)(\text{"oaw"})[j]) \quad (\text{A.52})$$

Let us define the vsots term as follows:

$$\text{vsots} = \sum_{i=0}^{j-1} \begin{cases} \sigma'(id_p)(\text{"oaw"})[i] & \text{if } \sigma'(id_p)(\text{"otf"})[i]. \\ \sigma'(id_p)(\text{"oat"})[i] & \text{if } \sigma'(id_p)(\text{"oat"})[i] = \text{basic} \\ 0 & \text{otherwise} \end{cases} \quad (\text{A.53})$$

Rewriting the goal with (A.52): $\sigma'(id_p)(\text{"sm"}) \geq \text{vsots} + \sigma'(id_p)(\text{"oaw"})[j]$

By definition of $t \in \text{Sens}(s'.M) - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(t_i)$, we can deduce:

$$s'.M(p) \geq \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) + \omega.$$

Then, there are three points to prove:

(a) $s'.M(p) = \sigma'(id_p)(\text{"sm"})$

(b) $\omega = \sigma'(id_p)(\text{"oaw"})[j]$

(c) $\sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) = \text{vsots}$

Let us prove these three points:

(a) $s'.M(p) = \sigma'(id_p)(\text{"sm"})$

Appealing to Lemma 28: $s'.M(p) = \sigma'(id_p)(\text{"sm"}).$

(b) $\omega = \sigma'(id_p)(\text{"oaw"})[j]$

By construction, and as $\text{pre}(p, t) = (\omega, \text{basic})$, we have $\text{output_arcs_weights}(j) \Rightarrow \omega \in ipm_p$.

By property of the stabilize relation and $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$: $\omega = \sigma'(id_p)(\text{"oaw"})[j]$.

(c) $\sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) = \text{vsots}$

Let us replace the left and right term of the equality by their full definition:

$$\begin{aligned} & \sum_{t_i \in \text{Pr}(t, \text{fired})} \begin{cases} \omega & \text{if } \text{pre}(p, t_i) = (\omega, \text{basic}) \\ 0 & \text{otherwise} \end{cases} \\ &= \\ & \sum_{i=0}^{j-1} \begin{cases} \sigma'(id_p)(\text{"oaw"})[i] & \text{if } \sigma'(id_p)(\text{"otf"})[i]. \\ \sigma'(id_p)(\text{"oat"})[i] & = \text{basic} \\ 0 & \text{otherwise} \end{cases} \end{aligned}$$

Let us define $f(t_i) = \begin{cases} \omega & \text{if } \text{pre}(p, t_i) = (\omega, \text{basic}) \\ 0 & \text{otherwise} \end{cases}$ and

$$g(i) = \begin{cases} \sigma'(id_p)(\text{"oaw"})[i] & \text{if } \sigma'(id_p)(\text{"otf"})[i]. \\ \sigma'(id_p)(\text{"oat"})[i] & = \text{basic} \\ 0 & \text{otherwise} \end{cases}$$

Let us reason by induction on the right term of the goal.

BASE CASE: then, we have $i > j - 1$, and then $j = 0$.

$$\sum_{t_i \in Pr(t, fired)} \begin{cases} \omega \text{ if } pre(p, t_i) = (\omega, \text{basic}) \\ 0 \text{ otherwise} \end{cases} = 0$$

By property of the well-definition of $sitpn$, the priority relation is a strict total order over the transitions of set $output_c(p)$. This ordering is reflected in the ordering of the indexes of the output port priority_authorizations for each place component instance. Thus, in the priority_authorizations output port of a place component instance, the element of index 0 is connected to the transition of $output_c(t)$ with the highest firing priority. We know that component id_t is connected to priority_authorizations(0) in the output port map of component id_p . By construction, transition t is the transition of $output_c(p)$ with the highest firing priority, i.e., $\nexists t' \in output_c(p)$ s.t. $t' \succ t$.

For all transition $t_i \in Pr(t, fired)$, either t_i is not in $output_c(p)$, and thus t_i has no effect in the value of the sum term $\sum_{t_i \in Pr(t, fired)} f(t_i)$; or, $t_i \in output_c(p)$. Then,

by definition of $t_i \in Pr(t, fired)$, $t_i \succ t$, which is contradiction with $\nexists t' \in output_c(p)$ s.t. $t' \succ t$.

INDUCTIVE CASE: then, $0 \leq j - 1$, and thus $j > 0$.

$$\text{For all } Pr' \subseteq T, g(0) + \sum_{t_i \in Pr'} f(t_i) = g(0) + \sum_{i=1}^{j-1} g(i)$$

$$\sum_{t_i \in Pr(t, fired)} f(t_i) = g(0) + \sum_{i=1}^{j-1} g(i).$$

By definition of $g(0)$:

$$\sum_{t_i \in Pr(t, fired)} f(t_i) = \begin{cases} \sigma'(id_p)(\text{"oaw"})[0] \text{ if } \sigma'(id_p)(\text{"otf"})[0]. \\ \sigma'(id_p)(\text{"oat"})[0] = \text{basic} \quad + \sum_{i=1}^{j-1} g(i). \\ 0 \text{ otherwise} \end{cases}$$

Case analysis on the value of $\sigma'(id_p)(\text{"otf"})[0] . \sigma'(id_p)(\text{"oat"})[0] = \text{basic}$:

In the case where $(\sigma'(id_p)(\text{"otf"})[0] . \sigma'(id_p)(\text{"oat"})[0] = \text{basic}) = \text{false}$, then $g(0) = 0$, and we can use the induction hypothesis with $Pr' = Pr(t, fired)$ to prove the goal.

In the case where $(\sigma'(id_p)(\text{"otf"})[0] . \sigma'(id_p)(\text{"oat"})[0] = \text{basic}) = \text{true}$, then $g(0) = \sigma'(id_p)(\text{"oaw"})[0]$:

$$\sum_{t_i \in Pr(t, \text{fired})} f(t_i) = \sigma'(id_p)(\text{"oaw"})[0] + \sum_{i=1}^{j-1} g(i).$$

By construction, and knowing that $j > 0$ and that the priority relation is a strict total order over the set $\text{output}_c(p)$, there exist a $t_0 \in \text{output}_c(p)$, an $id_{t_0} \in \text{Comps}(\Delta)$, gm_{t_0} , ipm_{t_0} , opm_{t_0} , and an $id_{ft_0} \in \text{Sigs}(\Delta)$ such that:

- $\gamma(t_0) = id_{t_0}$
- $t_0 \succ t$
- $\text{comp}(id_{t_0}, \text{"transition"}, gm_{t_0}, ipm_{t_0}, opm_{t_0}) \in d.cs$
- $\langle \text{fired} \Rightarrow id_{ft_0} \rangle \in opm_{t_0}$
- $\langle \text{output_transitions_fired}(0) \Rightarrow id_{ft_0} \rangle \in ipm_p$

By property of the stabilize relation, $\text{comp}(id_p, \text{"place"}, gm_p, ipm_p, opm_p) \in d.cs$ and $\text{comp}(id_{t_0}, \text{"transition"}, gm_{t_0}, ipm_{t_0}, opm_{t_0}) \in d.cs$:

$$\sigma'(id_{t_0})(\text{"f"}) = \sigma'(id_{ft_0}) = \sigma'(id_p)(\text{"otf"})[0] = \text{true} \quad (\text{A.54})$$

From EH and $\sigma'(id_{t_0})(\text{"f"}) = \text{true}$, we have either $t_0 \in \text{fired}$ or $t_0 \in T_s$.

□ In the case where $t_0 \in \text{fired}$, then, by definition of \sum :

$$f(t_0) + \sum_{t_i \in Pr(t, \text{fired}) \setminus \{t_0\}} f(t_i) = \sigma'(id_p)(\text{"oaw"})[0] + \sum_{i=1}^{j-1} g(i).$$

By definition of $t_0 \in \text{output}_c(p)$, there exists $\omega \in \mathbb{N}^*$ s.t. $\text{pre}(p, t_0) = (\omega, \text{basic})$. Thus, we have $f(t_0) = \omega$.

By construction, $\langle \text{output_arcs_weights}(0) \Rightarrow \omega \rangle$, and by property of the stabilize relation, we have $\sigma'(id_p)(\text{"oaw"})[0] = \omega$. Thus, we can deduce that $g(0) = \omega$, and then we can rewrite the goal in order to apply the induction hypothesis with $Pr' = Pr(t, \text{fired}) \setminus \{t_0\}$.

□ In the case where $t_0 \in T_s$:

As t is a top-priority transition in set T_s , there exists no transition $t' \in T_s$ s.t. $t' \succ t$.

Contradicts $t_0 \succ t$.

2. Assuming that $\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] = \text{true}$, let us show

$$t \in \text{Sens}(s'.M - \sum_{t_i \in Pr(t, \text{fired})} \text{pre}(t_i)).$$

By definition of $t \in \text{Sens}(s'.M - \sum_{t_i \in Pr(t, \text{fired})} \text{pre}(t_i))$:

$$\begin{aligned} & \forall p \in P, \omega \in \mathbb{N}^*, \\ & ((\text{pre}(p, t) = (\omega, \text{basic}) \vee \text{pre}(p, t) = (\omega, \text{test})) \Rightarrow s'.M(p) - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) \geq \omega) \\ & \wedge (\text{pre}(p, t) = (\omega, \text{inhib}) \Rightarrow s'.M(p) - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) < \omega) \end{aligned}$$

Given a $p \in P$ and an $\omega \in \mathbb{N}^*$, let us show

$$\begin{aligned} & ((\text{pre}(p, t) = (\omega, \text{basic}) \vee \text{pre}(p, t) = (\omega, \text{test})) \Rightarrow s'.M(p) - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) \geq \omega) \\ & \wedge (\text{pre}(p, t) = (\omega, \text{inhib}) \Rightarrow s'.M(p) - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) < \omega) \end{aligned}$$

By construction, there exists an $\text{id}_p \in \text{Comps}(\Delta)$ s.t. $\gamma(p) = \text{id}_p$. By construction and by definition of id_p , there exist gm_p, ipm_p, opm_p s.t. $\text{comp}(\text{id}_p, "place", gm_p, ipm_p, opm_p) \in d.cs$.

There are three different cases:

(a) Assuming that $\text{pre}(p, t) = (\omega, \text{test})$, let us show $s'.M(p) - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) \geq \omega$.

Then, assuming that the priority relation is well-defined, there exists no transition t_i connected by a basic arc to p that verifies $t_i \succ t$. This is because t is connected to p by a test arc; thus, t is not in conflict with the other output transitions of p ; thus, there is no relation of priority between t and the output of p .

Then, we can deduce that $\sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) = 0$.

Then, the new goal is $s'.M(p) \geq \omega$.

Knowing that $t \in \text{Firable}(s')$, thus, $t \in \text{Sens}(s'.M)$, thus, we have $s'.M(p) \geq \omega$.

(b) Assuming that $\text{pre}(p, t) = (\omega, \text{inhib})$, let us show $s'.M(p) - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) < \omega$.

Use the same strategy as above.

(c) Assuming that $\text{pre}(p, t) = (\omega, \text{basic})$, let us show $s'.M(p) - \sum_{t_i \in \text{Pr}(t, \text{fired})} \text{pre}(p, t_i) \geq \omega$.

Then, there are two cases:

- i. **CASE** For all pair of transitions in $\text{output}_c(p)$, all conflicts are solved by mutual exclusion.

Then, assuming that the priority relation is well-defined, it must not be defined over the set $\text{output}_c(t)$, and we know that $t \in \text{output}_c(p)$ since $\text{pre}(p, t) = (\omega, \text{basic})$.

Then, there exists no transition t_i connected to p by a basic arc that verifies $t_i \succ t$.

Then, we can deduce $\sum_{t_i \in Pr(t, \text{fired})} pre(p, t_i) = 0$.

Then, the new goal is $s'.M(p) \geq \omega$.

We know $t \in Firable(s')$, thus, $t \in Sens(s'.M)$, thus, $s'.M(p) \geq \omega$.

- ii. **CASE** The priority relation is a strict total order over the set $output_c(p)$.

By construction, there exists $id_t \in Comps(\Delta)$ s.t. $\gamma(t) = id_t$. By construction and by definition of id_t , there exist gm_t, ipm_t, opm_t s.t. $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$.

By construction, there exist $j \in [0, |input(t)| - 1]$, $k \in [0, |output(t)| - 1]$, and $id_{kj} \in Sigs(\Delta)$ s.t. $\langle \text{priority_authorizations}(j) \Rightarrow id_{kj} \rangle \in ipm_t$ and

$\langle \text{priority_authorizations}(k) \Rightarrow id_{kj} \rangle \in opm_p$. Let us take such an j, k and id_{kj} .

From $\prod_{i=0}^{\Delta(id_t)(\text{"ian"})-1} \sigma'(id_t)(\text{"pauths"})[i] = \text{true}$, we can deduce that for all $i \in [0, \Delta(id_t)(\text{"ian"}) - 1]$, $\sigma'(id_t)(\text{"pauths"})[i] = \text{true}$.

By construction, $\langle \text{input_arcs_number} \Rightarrow |input(t)| \rangle \in gm_t$, and by property of the elaboration relation, we have $\Delta(id_t)(\text{"ian"}) = |input(t)|$. Then, from $j \in [0, |input(t)| - 1]$, we can deduce $j \in [0, \Delta(id_t)(\text{"ian"}) - 1]$. And, from $\forall i \in [0, \Delta(id_t)(\text{"ian"}) - 1]$, $\sigma'(id_t)(\text{"pauths"})[i] = \text{true}$, we can deduce $\sigma'(id_t)(\text{"pauths"})[j] = \text{true}$.

By property of the stabilize relation, $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$ and $\text{comp}(id_t, "transition", gm_t, ipm_t, opm_t) \in d.cs$:

$$\sigma'(id_p)(\text{"pauths"})[k] = \sigma'(id_{kj})\sigma'(id_t)(\text{"pauths"})[j] = \text{true} \quad (\text{A.55})$$

By property of the stabilize relation and $\text{comp}(id_p, "place", gm_p, ipm_p, opm_p) \in d.cs$:

$$\sigma'(id_p)(\text{"pauths"})[k] = (\sigma'(id_p)(\text{"sm"}) \geq \text{vsots} + \sigma'(id_p)(\text{"oaw"})[k]) \quad (\text{A.56})$$

Let us define the **vsots** term as follows:

$$\text{vsots} = \sum_{i=0}^{k-1} \begin{cases} \sigma'(id_p)(\text{"oaw"})[i] & \text{if } \sigma'(id_p)(\text{"otf"})[i]. \\ \sigma'(id_p)(\text{"oat"})[i] & \text{if } \sigma'(id_p)(\text{"otf"})[i] = \text{basic} \\ 0 & \text{otherwise} \end{cases} \quad (\text{A.57})$$

From (A.55) and (A.56), we can deduce that $\sigma'(id_p)(\text{"sm"}) \geq \text{vsots} + \sigma'(id_p)(\text{"oaw"})[k]$. Then, there are three points to prove:

- A. $s'.M(p) = \sigma'(id_p)(\text{"sm"})$
- B. $\omega = \sigma'(id_p)(\text{"oaw"})[k]$
- C. $\sum_{t_i \in Pr(t, \text{fired})} pre(p, t_i) = \text{vsots}$

See 1 for the remainder of the proof.

□

Lemma 43 (Falling Edge Equal Not Fired). *then $\forall t, id_t$ s.t. $\gamma(t) = id_t$, $t \notin Fired(s') \Leftrightarrow \sigma'_t("fired") = \text{false}$.*

Proof. Proving the above lemma is trivial by appealing to Lemma ?? and by reasoning on contrapositives. \square

Bibliography

- [1] Karima Berramla, El Abbassia Deba, and Mohammed Senouci. "Formal Validation of Model Transformation with Coq Proof Assistant". In: *2015 First International Conference on New Technologies of Information and Communication (NTIC)*. 2015 First International Conference on New Technologies of Information and Communication (NTIC). Nov. 2015, pp. 1–6. DOI: [10.1109/NTIC.2015.7368755](https://doi.org/10.1109/NTIC.2015.7368755).
- [2] Sandrine Blazy, Zaynah Dargaye, and Xavier Leroy. "Formal Verification of a C Compiler Front-End". In: *FM 2006: Formal Methods*. International Symposium on Formal Methods. Springer, Berlin, Heidelberg, Aug. 21, 2006, pp. 460–475. DOI: [10.1007/11813040_31](https://doi.org/10.1007/11813040_31). URL: https://link.springer.com/chapter/10.1007/11813040_31 (visited on 05/25/2020).
- [3] Thomas Bourgeat et al. "The Essence of Bluespec: A Core Language for Rule-Based Hardware Design". In: *Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation*. PLDI 2020. New York, NY, USA: Association for Computing Machinery, June 11, 2020, pp. 243–257. ISBN: 978-1-4503-7613-6. DOI: [10.1145/3385412.3385965](https://doi.org/10.1145/3385412.3385965). URL: <https://doi.org/10.1145/3385412.3385965> (visited on 05/05/2021).
- [4] Timothy Bourke et al. "A Formally Verified Compiler for Lustre". In: (), p. 17.
- [5] Thomas Braibant and Adam Chlipala. "Formal Verification of Hardware Synthesis". In: *Computer Aided Verification*. Ed. by Natasha Sharygina and Helmut Veith. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer, 2013, pp. 213–228. ISBN: 978-3-642-39799-8. DOI: [10.1007/978-3-642-39799-8_14](https://doi.org/10.1007/978-3-642-39799-8_14).
- [6] Daniel Calegari et al. "A Type-Theoretic Framework for Certified Model Transformations". In: *Formal Methods: Foundations and Applications*. Ed. by Jim Davies, Leila Silva, and Adenilso Simao. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer, 2011, pp. 112–127. ISBN: 978-3-642-19829-8. DOI: [10.1007/978-3-642-19829-8_8](https://doi.org/10.1007/978-3-642-19829-8_8).
- [7] Adam Chlipala. "A Verified Compiler for an Impure Functional Language". In: *ACM SIGPLAN Notices* 45.1 (Jan. 17, 2010), pp. 93–106. ISSN: 0362-1340. DOI: [10.1145/1707801.1706312](https://doi.org/10.1145/1707801.1706312). URL: <https://doi.org/10.1145/1707801.1706312> (visited on 05/22/2020).
- [8] Benoît Combemale et al. "Essay on Semantics Definition in MDE. An Instrumented Approach for Model Verification". In: *Journal of Software* 4 (Nov. 1, 2009). DOI: [10.4304/jsw.4.9.943-958](https://doi.org/10.4304/jsw.4.9.943-958).

- [9] Johannes Dyck, Holger Giese, and Leen Lambers. "Automatic Verification of Behavior Preservation at the Transformation Level for Relational Model Transformation". In: *Software & Systems Modeling* 18.5 (5 Oct. 1, 2019), pp. 2937–2972. ISSN: 1619-1374. DOI: [10.1007/s10270-018-00706-9](https://doi.org/10.1007/s10270-018-00706-9). URL: <https://link.springer.com/article/10.1007/s10270-018-00706-9> (visited on 05/22/2020).
- [10] Lukasz Fronc and Franck Pommereau. "Towards a Certified Petri Net Model-Checker". In: *Programming Languages and Systems*. Ed. by Hongseok Yang. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer, 2011, pp. 322–336. ISBN: 978-3-642-25318-8. DOI: [10.1007/978-3-642-25318-8_24](https://doi.org/10.1007/978-3-642-25318-8_24).
- [11] Xavier Leroy. "A Formally Verified Compiler Back-End". In: *Journal of Automated Reasoning* 43.4 (Nov. 4, 2009), p. 363. ISSN: 1573-0670. DOI: [10.1007/s10817-009-9155-4](https://doi.org/10.1007/s10817-009-9155-4). URL: <https://doi.org/10.1007/s10817-009-9155-4> (visited on 01/21/2020).
- [12] Andreas Lööw. "Lutsig: A Verified Verilog Compiler for Verified Circuit Development". In: *Proceedings of the 10th ACM SIGPLAN International Conference on Certified Programs and Proofs*. CPP 2021. New York, NY, USA: Association for Computing Machinery, Jan. 17, 2021, pp. 46–60. ISBN: 978-1-4503-8299-1. DOI: [10.1145/3437992.3439916](https://doi.org/10.1145/3437992.3439916). URL: <https://doi.org/10.1145/3437992.3439916> (visited on 05/04/2021).
- [13] Said Meghzili et al. "On the Verification of UML State Machine Diagrams to Colored Petri Nets Transformation Using Isabelle/HOL". In: *2017 IEEE International Conference on Information Reuse and Integration (IRI)*. 2017 IEEE International Conference on Information Reuse and Integration (IRI). Aug. 2017, pp. 419–426. DOI: [10.1109/IRI.2017.8037500](https://doi.org/10.1109/IRI.2017.8037500).
- [14] Martin Strecker. "Formal Verification of a Java Compiler in Isabelle". In: *Automated Deduction—CADE-18*. International Conference on Automated Deduction. Springer, Berlin, Heidelberg, July 27, 2002, pp. 63–77. DOI: [10.1007/3-540-45620-1_5](https://doi.org/10.1007/3-540-45620-1_5). URL: https://link.springer.com/chapter/10.1007/3-540-45620-1_5 (visited on 06/08/2020).
- [15] Yong Kiam Tan et al. "A New Verified Compiler Backend for CakeML". In: (Sept. 4, 2016). DOI: [10.17863/CAM.6525](https://doi.org/10.17863/CAM.6525).
- [16] Yong Kiam Tan et al. "A New Verified Compiler Backend for CakeML". In: (), p. 14.
- [17] Philip Wadler. "The essence of functional programming". In: *Proceedings of the 19th ACM SIGPLAN-SIGACT symposium on Principles of programming languages*. POPL '92. Association for Computing Machinery, 1992, 1–14. ISBN: 978-0-89791-453-6. DOI: [10.1145/143165.143169](https://doi.org/10.1145/143165.143169). URL: <https://doi.org/10.1145/143165.143169>.
- [18] Zhibin Yang et al. "From AADL to Timed Abstract State Machines: A Verified Model Transformation". In: *Journal of Systems and Software* 93 (July 1, 2014), pp. 42–68. ISSN: 0164-1212. DOI: [10.1016/j.jss.2014.02.058](https://doi.org/10.1016/j.jss.2014.02.058). URL: <http://www.sciencedirect.com/science/article/pii/S0164121214000727> (visited on 01/16/2020).