


SITPN

Transformation
 \Longrightarrow



\mathcal{H} -VHDL top-level design