

COMPUTER ORGANIZATION AND DESIGN



The Hardware/Software Interface

Chapter 4

The Processor

Thanks for MK publishers for the slides

Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two MIPS implementations
 - A simplified version
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: 1w, sw
 - Arithmetic/logical: add, sub, and, or, slt
 - Control transfer: beq, j



ISA Summary

Name	Format	Example				Comments			
add	R	0	18	19	17	0	32	add \$s1,\$s2,\$s3	1. Immediate addressing
sub	R	0	18	19	17	0	34	sub \$s1,\$s2,\$s3	op rs rt Immediate
addi	I	8	18	17		100		addi \$s1,\$s2,100	
lw	I	35	18	17		100		lw \$s1,100(\$s2)]
SW	I	43	18	17		100		sw \$s1,100(\$s2)	2. Register addressing
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long	op rs rt rd funct Registers
R-format	R	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format	Register
I-format	I	ор	rs	rt		address		Data transfer format	3. Base addressing
									A. PC-relative addressing op rs rt Address Memory Byte Halfword Word A. PC-relative addressing op rs rt Address Memory
									PC + Word 5. Pseudodirect addressing



Address

Memory

Word

Target Addressing Example

- Loop code from earlier example
 - Assume Loop at location 80000

```
Loop: sll $t1, $s3, 2
                              80000
                                                      9
                                       0
                                            0
                                                 19
                                                            4
                                                                0
           $t1, $t1, $s6
                                       0
      add
                              80004
                                                      9
                                                 22
                                                                32
           $t0, 0($t1)
      ٦w
                              80008
                                      35
                                                 8
                                                           0
      bne $t0, $s5, Exit
                                                21
                              80012
                                       5
                                            8
      addi $s3, $s3, 1
                              80016
                                            19
                                                 19
                                                    20000
                              80020
           Loop
Exit: ...
                              80024
```




Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address
 - Access data memory for load/store
 - PC ← target address or PC + 4




CPU Overview






Multiplexers





Control





Logic Design Basics


- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information




Combinational Elements

- AND-gate
 - Y = A & B

- Multiplexer
 - Y = S ? I1 : I0




Adder



Arithmetic/Logic Unit


•
$$Y = F(A, B)$$






Sequential Elements

- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1








Sequential Elements


- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later






Clocking Methodology

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period








Building a Datapath

- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a MIPS datapath incrementally
 - Refining the overview design




Instruction Fetch





R-Format Instructions

- Read two register operands
- Perform arithmetic/logical operation
- Write register result










Load/Store Instructions

- Read register operands
- Calculate address using 16-bit offset
 - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory



a. Data memory unit

b. Sign extension unit




Branch Instructions

- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - Add to PC + 4
 - Already calculated by instruction fetch




Branch Instructions





Control






Composing the Elements

- First-cut data path does an instruction in one clock cycle
 - Each datapath element can only do one function at a time
 - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions




R-Type/Load/Store Datapath





Full Datapath





ALU Control

- ALU used for
 - Load/Store: F = add
 - Branch: F = subtract
 - R-type: F depends on funct field

ALU control	Function				
0000	AND				
0001	OR				
0010	add				
0110	subtract				
0111	set-on-less-than				
1100	NOR				



ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

opcode	ALUOp	Operation	funct	ALU function	ALU control	
lw	00	load word	XXXXXX	add	0010	
SW	00	store word	XXXXXX	add	0010	
beq	01	branch equal	XXXXXX	subtract	0110	
R-type	10	add	100000	add	0010	
		subtract	100010	subtract	0110	
		AND	100100	AND	0000	
		OR	100101	OR	0001	
		set-on-less-than	101010	set-on-less-than	0111	




The Main Control Unit

Control signals derived from instruction

R-type	0	rs	rt	rd		shamt		funct
	31:26	25:21	20:16	15	5:11	10:	6	5:0
Load/ Store	35 or 43	rs	rt		address			
Otoro	31:26	25:21	20:16		15:0			
Branch	4	rs	rt			address		
	31:26	25:21	20:16		15:0			↑
				\	1			
	opcode	opcode always read				e for type		sign-extend and add
			except for load			load		



Datapath With Control






Instruction	RegDst	ALUSrc	Memto- Reg	Reg- Write	Mem- Read	Mem- Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
1 w	0	1	1	1	1	0	0	0	0
SW	Х	1	X	0	0	1	0	0	0
beq	Х	0	X	0	0	0	1	0	1




R-Type Instruction






Load Instruction






Branch-on-Equal Instruction






Implementing Jumps



- Jump uses word address
- Update PC with concatenation of
 - Top 4 bits of old PC
 - 26-bit jump address
 - **00**
- Need an extra control signal decoded from opcode



Datapath With Jumps Added





Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining

