

Advance SOC Lab 1 – FSIC-sim


110590022 陳冠晰

GitHub Link: https://github.com/vic9112/Advance_SOC



Brief Introduction About FSIC

 FSIC is an architecture to implement an IC validation system based on Caravel SOC





Lab Content



Implementation:

- 1. Setup FSIC simulation environment
- 2. Integrate FIR into FSIC
- Testbench (modify tb_fsic.v)
 - 1. Test#1
 - FIR Initialization from SOC side
 - Use Mailbox to notify FPGA side to start X, Y stream transfer
 - FIR data X, Y stream data from FPGA side
 - Check if output data Y are correct
 - 2. Test#2
 - FIR initialization from FPGA side
 - FIR data X, Y stream data from FPGA side
 - Check if output data Y are correct

We will focus on the implementation about testbench in the presentation




Test#1



- SOC configuration write (WB transaction)
 - Data length, coefficients, ap_start

```
task soc_cfg_write;
   //input [3:0] target; // 4-bit for AA, IS, CC, regi
   input [31:0] adr; // 4K range
   input [3:0] sel; // byte enable;
   input [31:0] data;
   begin
       @(posedge soc_coreclk);
       // Wishbone Cycle
       wbs_adr <= adr; // write address</pre>
       wbs wdata <= data; // write data</pre>
       wbs sel <= sel;
       wbs cyc <= 1'b1;
       wbs_stb <= 1'b1;
                 <= 1'b1;
       wbs_we
       // Stall if haven't receive ACK
       @(posedge soc_coreclk);
       while (wbs_ack == 0) @(posedge soc_coreclk);
```






• Enable User Project 0


Why programming configuration address 32'h3000_5000, uspj select change accordingly?

```
soc_cfg_write(32'h3000_5000, 4'b0001, 1);
```

- Which program the module CC
- Write data length, coefficients, ap_start

```
soc_cfg_write(32'h3000_0010, 4'b0001, 64);
// Coefficients
for (i = 0; i < 11; i = i + 1) begin
    soc_cfg_write(32'h3000_0020 + 4 * i, 4'b0001, coef[i]);
end
// Start the FIR (ap_start)
soc_cfg_write(32'h3000_0000, 4'b0001, 1);</pre>
```







Configuration control group (for 32'h3000_5000, 4'b0001)

RegisterName	Offset Address	Description
User Project Selction Control	12'h000	User Project Selection Control Register Definition This 5bits register is used for User Project selection. The selection mapping is defined as following: [4:0] 5'h0: All disable (Defalut) 5'h1: User Project 0 enabled 5'h2: User Project 1 enabled 5'h2: User Project 2 enabled 5'h1F: User Project 30 enabled [31:5] 27'hxxxxxxx: Reserved
Reserved	12'h004 ~ 12'hFFC	Reserved




In `config_ctrl.v` (line 273)

```
cc_aa_enable_o <= ( m_axi_request_add[31:12] == 20'h30002 )? 1'b1 : 1'b0;
cc_as_enable_o <= ( m_axi_request_add[31:12] == 20'h30004 )? 1'b1 : 1'b0;
cc_is_enable_o <= ( m_axi_request_add[31:12] == 20'h30003 )? 1'b1 : 1'b0;
cc_la_enable_o <= ( m_axi_request_add[31:12] == 20'h30001 )? 1'b1 : 1'b0;
cc_up_enable_o <= ( m_axi_request_add[31:12] == 20'h30000 )? 1'b1 : 1'b0;
cc_enable <= ( m_axi_request_add[31:12] == 20'h30005 )? 1'b1 : 1'b0;
cc_sub_enable <= ( (m_axi_request_add[31:12] >= 20'h30006) && (m_axi_request_add[31:12] <= 20'h3FFFF ) )? 1'b1 : 1'b0;</pre>
```

• Addr[31:12] == 20'h3000_5 will trigger "cc_enable", further generate an AXI transaction.

```
assign cc_axi_awvalid = axi_awvalid && cc_enable;
assign cc_axi_wvalid = axi_wvalid && cc_enable;
```



Test#1 – Use Mailbox to notify FPGA side

- Should program AA module
 - Configurate address: 32'h3000_2000 (in caravel.h)

```
#define reg_fsic_aa_mb0 (*(volatile uint32_t*)0x30002000)
```

```
From Coronal Soc WSB S CFG_CFFL M ANTI-STEE (Application Accordance) ANTI-STEE (Application Accordance) ANTI-STEE (ANTI-STEECH)

ANTI-STEECH ANTI-STEECH ANTI-STEECH)

ANTI-STEECH ANTI-ST
```

```
// Mailbox BaseAddr
soc_to_fpga_mailbox_write_addr_expect_value = 50C_to_FPGA_MailBox_Base;
// Byte Enable
soc_to_fpga_mailbox_write_addr_BE_expect_value = 4'b1111;
// Data Check
soc_to_fpga_mailbox_write_data_expect_value = 32'hA5A5_A5A5;
// Configuration
soc_cfg_write(32'h3000_2000, soc_to_fpga_mailbox_write_addr_BE_expect_value, soc_to_fpga_mailbox_write_data_expect_value);
// Wait untill FPGA finish the write from SOC
@ (soc_to_fpga_mailbox_write_event)
$display($time, "=> Receive the 'soc_to_fpga_mailbox_write_event'");
// Check the expect_value in Mailbox
if (soc_to_fpga_mailbox_write_data_expect_value != soc_to_fpga_mailbox_write_data_captured) begin
```




- Feed data from FPGA side (downstream)
 - Program AA for destination, AS for transaction type






- TUSER table defined under AA module (AXILite-AXIS)
 - We should choose 2'b00 to generate the AXI-Stream transaction





- TID table defined under AS module (AXI-Switch)
 - We should choose 2'b00 to program user project (downstream)





Looping 64 times for X_in (task: fpga_stream_x_in):

```
for (x = 0; x < 64; x = x + 1) begin
    soc_to_fpga_axis_expect_count <= soc_to_fpga_axis_expect_count + 1;
    `ifdef USER_PROJECT_SIDEBAND SUPPORT
        fir_fpga_axis_req(x, TID_DN_UP, 0, upsb);
        $display($time, "=> FIR data x = %x stream from FPGA to UserProj", x);
    `else
        fir_fpga_axis_req(x, TID_DN_UP, 0); // Downstream target to UserProject
        $display($time, "=> FIR data x = %x stream from FPGA to UserProj", x);
```

- In task fpga_stream_x_in:
 - Program TID_DN_UP (downstream, user project)
- In task fir_fpga_axis_req (refer to fpga_axis_req):
 - Program TUSER_AXIS(AXI-Stream transaction)

```
fpga_as_is_tuser <= TUSER_AXIS; //for axis req</pre>
```

```
localparam TID_DN_UP = 2'b00;
localparam TUSER_AXIS = 2'b00;
```



Test#1 – Check the Output Y

- Register soc_to_fpga_axis_captured&count
 - Which captured&count the upstream data from IO serdes to AS module
- fpga_is_as_tvalid, fpga_is_as_tid, fpga_is_as_tuser
 - tvalid for data handshake, tid for destination, tuser for transaction type

Above capture the upstream AXIS transaction data which destination is user project




Test#1 – Check the Output

- By those characteristics:
 - Detect whether we've got 64(data length) Y and check the correctness

```
while (soc to fpga axis captured count != 64) @ (posedge fpga coreclk);
$display($time, "=> Got 64 Y");
4. Check if output data Y are correct
$display($time, "=> Check the value...");
$display($time, "=> expect Y[0] : 0 actual: %d", soc_to_fpga_axis_captured[0][31:0]);
$display($time, "=> expect Y[63]: 10614 actual: %d", soc_to_fpga_axis_captured[63][31:0]);
if ((soc_to_fpga_axis_captured[0][31:0] != 32'd0) (soc_to_fpga_axis_captured[63][31:0] != 32'd10614)) begin
    error cnt = error cnt + 1;
    $display($time, "=> Calculation FAIL!!!");
end
else begin
    $display($time, "=> Pass the FIR from [SOC] side");
end
```


Test#1 – Waveform

Configuration cycle (program 32'h3000_5000 to change user_prj_sel)




Takes 3T to change the user_prj_sel[4:0] and 1T ACK => latency: 5T

AXI-Lite transaction cycles



• Stream-in, stream-out





Test#2



Test#2 — FIR initialization from FPGA side

- FIR initialization from FPGA side (downstream)
 - Transaction type: AXI-Lite





Test#2 – FIR initialization from FPGA side

Purpose

- AS module destinate to AA s.t. AA can do the work
- AA module generate the AXI-Lite write transaction

```
localparam TID_DN_AA = 2'b01;
localparam TUSER_AXILITE_WRITE = 2'b01;
```

In task fpga_axilite_write_req:

```
fpga_as_is_tid <= TID_DN_AA; /
fpga_as_is_tuser <= TUSER_AXILITE_WRITE;</pre>
```



• TID

Downstream	01	Axilite Master R/W in remote host (include Mail box write)	Axis-Axilite (include Mail box)
------------	----	--	---------------------------------

• TUSER

01	01 2	Axilite write transaction Address + Data. TAD 1^st^ T is the Byte-enable + address, i.e. {BE[3:0],ADDR[27:0]},
01 2	2^nd^ T is the Data[31:0]. Note: Axilite write transaction only support 1T in data phase.	



Test#2 – FIR initialization from FPGA side

Task fpga_to_soc_cfg_write (refer to task6_fpga_to_soc_cfg_write)

```
task fpga to soc cfg write;
    input [27:0] f2s addr;
    input [31:0] f2s data;
    begin
        @(posedge fpga_coreclk);
        // cfg read data expect value = 32'h1;
        fpga_axilite_write_req(f2s_addr , 4'b0001, f2s_data);
        // write address = h0000 2100 ~ h0000 2FFF for AA inte
        // fpga wait for write to soc
        repeat(100) @ (posedge soc coreclk);
    end
endtask
```



Test#2 — FIR initialization from FPGA side

Initialization (data length, coefficient, ap_start)

```
// Write the Data length
fpga_to_soc_cfg_write(28'h10, 64);
// Coefficients
for (i = 0; i < 11; i = i + 1) begin
    fpga_to_soc_cfg_write(28'h20 + 4 * i, coef[i]);
end
// Start the FIR Calculation (ap_start)
fpga_to_soc_cfg_write(28'h00, 1);</pre>
```



Test#2 – Stream X, Check Y

Same as task#1



Result:

Task#1

```
42225=> Got 64 Y
       42225=> Check the value...
       42225=> expect Y[0] : 0
                      actual:
       42225=> expect Y[63]: 10614 actual:
                             10614
       42225=> Pass the FIR from [SOC] side
______
42625=> Final result [PASS], check cnt = 0000, error cnt = 0000
______
_______
Sfinish called at time : 42625 ns : File "/home/ubuntu/caravel-soc fpga-lab/fsic-sim/fsic fpg
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 15 10:56:33 2024...
 ountu@ubuntu2004:~/caravel-soc fpga-lab/fsic-sim/fsic fpga/rtl/user/testbench/tcS
```

Task#2



Reference

- Original tb_fsic.v (1)
- Self-Learning: FSIC Architecture (2)



⁽¹⁾ https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/fsic-sim/fsic_fpga/rtl/user/testbench/tb_fsic.v https://hackmd.io/@vic9112/HykJ2Lpt6