

No-ISA is the Best ISA

Shreeyash Pandey, Rishik Ram Jallarapu

Vicharak, India @ vicharak.in

28th September, 2024



About us

Vicharak was founded with the idea: to introduce software-level reconfigurability to the hardware world with real parallel machines to enhance computing.

Our **goal** is to create consumer and industrial computing hardware, as well as an entirely new kind of computing ecosystem that can sit on your desk, rest in your palm, or exist in the cloud.

For such an ambitious goal, Vicharak is ready to work on every vertical with a team of ~50 passionate engineers and thinkers deeply entrenched to make this vision a reality.

- Akshar Vastarpa (Founder and CEO, Vicharak)



Contents

- ▶ Chapter 1 - Motivations for our Work
- ▶ Chapter 2 - Introduction to Reconfigurable and Heterogeneous Computing
- ▶ Chapter 3 - Need for modern EDA Compilers
- ▶ Chapter 4 - Work Done Towards Implementation

Chapter 1 Motivations for our Work

Problems Facing Modern Compute

Moore's law is slowing down





Figure: From "A Golden Age of Computers - David Patterson" [5]

Problems Facing Modern Compute

Dennard Scaling has stopped working



14

Figure: From "A Golden Age of Computers - David Patterson"

Problems Facing Modern Compute

1. The free lunch afforded by hardware improvements over years is coming to an end.
2. Hardwares are designed first and complying softwares to support them after it.
3. New and creative architectures need to be designed along with the software abstractions to use them.



Overview of Modern Compute

1. An average motherboard has a CPU and optionally a GPU.
2. In specialized domains, one may find ASICs being used (for e.g., ML acceleration).
3. ASICs are pretty cool (and fast) and solve domain specific problems that CPU/GPUs may not be able to solve, but are they for everyone?
4. For starters, they are expensive to engineer and require a team of expert hardware engineers to be designed and fabricated.
5. Once that's done, expert systems software engineers are required to make the ASIC usable/compatible with the existing operating systems.
6. A lot of hardwork, definitely not for everyone. As a result, ASICs are far and few.
7. Should modern compute be restricted to CPUs/GPUs and a handful of ASICs?
8. What about the problems where none of existing compute suffices?

Hard-to-solve Problems for Modern Compute

Example 1

Problems involving many peripherals and compute

For example,

An embedded application that uses object detection to find objects in a line of sight and responds to it by driving many motors in real time needs: 1. heavy compute (for object detection) and 2. flexible I/O to be able to drive all the motors reliably.

Existing solution would involve using a GPU for ML workload, and driving the motors from a CPU. A CPU may or may not have as many I/Os as required, in which case an I/O expander or an ASIC may have to be set up.



Hard-to-solve Problems for Modern Compute

Example 2

Unusual Representation of Numbers

Quantization is a technique of reducing precision of numbers at the loss of accuracy. Quantization is used extensively to speed up Neural Network inference. New techniques such as heterogeneous quantization of layers (i.e. different bit-widths of numbers at layer granularity), odd-number quantization (such as 9-bit numbers), ternary computers etc. pose a significant challenge for existing fixed-bit-width computers.

See [3].



Hard-to-solve Problems for Modern Compute

Example 3

New Architectures/Solutions for Old Problems

New solutions to old problems are those that are fundamentally different to all existing solutions. For example, Kolmogorov-Arnold Networks (KANs) propose an alternative to MLPs (which is at the core of machine learning today). KANs replace the static parameter of MLPs with a learnt spline function. Wrappers can be built around existing hardware to execute KANs too, but since its different on a fundamental level, dedicated hardwares would be beneficial.



Hard-to-solve Problems for Modern Compute

Example 4

Power-efficiency without sacrifices

CPUs/GPUs sacrifice power efficiency for generality.

Unlike general purpose chips, on FPGAs you only get what you need. As a result, the overall power efficiency of dedicated hardware tends to be higher than general purpose processors.

FPGAs offer a fair middle-ground in terms of power efficiency.

FPGAs can have flexibility of CPUs but with the power efficiency that they possess because of re-programmability.

Hard-to-solve Problems for Modern Compute

Example 4 - Continue

Power-efficiency without sacrifices




Figure: Power difference b/w CPUs, GPUs, FPGAs, ASICs

"Should I throw away my CPU?"

1. Strengths of existing compute are known. We would like to have these strengths in our systems and bring reconfigurable heterogeneous compute to tackle the weaknesses.
2. We don't have to forego our CPUs, GPUs.
3. CPUs are good at running operating systems, they should continue doing it.
4. The goal is to **complement** existing compute not **replace**.



Chapter 2 Introduction To Reconfigurable And Heterogeneous Computing

Setting the stage

Two key ideas:

1. Reconfiguration: The process through which a "reconfigurable processor" is re-programmed to implement a new circuit
2. Heterogeneity: The idea that a system must include processors (such as CPUs/GPUs/DSPs/Other ASICs) of different capacities/abilities well integrated together.



Reconfigurability: An Introduction to FPGAs

1. FPGAs are a grid of cells that can be reprogrammed to implement any circuit.
2. Digital circuits consist of gates (that implement logic) and connections (that connect gates to each other).
3. FPGAs popularly consist of SRAM cells (among other types such as FLASH based/MUX based) (that implement the functionality of gates by storing their truth-tables in it) and programmable interconnect (implemented via switch boxes) that allow connections.
4. Circuits for FPGAs are described using Hardware Descriptions Languages (HDLs) such as Verilog, VHDL.
5. High level description of a circuit is compiled into real hardware (i.e. a representation that only uses FPGA primitives) by a "compiler".



Key Problems With Reconfigurable-Heterogenous Computing

To implement a reconfigurable heterogeneous computer with FPGAs, the problems are two-fold:

1. Problem 1: Using FPGAs with traditional software is in-convenient.
2. Problem 2: Writing new hardwares for FPGAs, implementing custom solutions is tedious with a very steep learning curve, often times requiring domain expertise.



Problem 1: Programming model for FPGAs

1. GPUs enjoy a concrete (in the sense of coverage) and abstract (in terms of usability) programming model.
2. No true industry grade programming model exists for FPGAs.
3. There's OpenCL support for FPGAs. But that involves treating FPGAs like an ASIC.
4. A true programming model for FPGAs would heavily exploit reconfigurability.

Comparison Of a Reconfigurable-Heterogenous Programming Model With a Von Neumann Computer




Figure: a) A Von-Neumann Computer b) A Flowing Reconfigurable Computer

Figure a) is a Von-Neumann computer which executes **instructions** on **data** over a **bus** resulting in back-and-forth of computation. Figure b) is a flow computer where the hardware is configured to cause incoming data to be transformed in the way desired.



Comparison of a Reconfigurable-Heterogenous Programming Model with a Von-Neumann computer

- ▶ There are **no instructions** as the hardware is configured to a desired operation. Data flows in and out of the chip transformed.
- ▶ It could be said from the previous slide that the reconfigurable style of architecture has no Instruction Set Architecture (ISA) (hence the title of this talk).
- ▶ "What to do with data" is a part of the hardware, instead of being attached with the data in the form of instructions. It's the only thing that it does.

Following are a few examples of reconfigurable no-ISA architecture. They include a JPEG encoder and a CNN accelerator:

Flow architecture for JPEG encoding




Figure: JPEG compression. Each operation has its own hardware

RAW images flow in, pass through the blocks, being encoded and the process and JPEG compressed images come out.



Flow architecture for CNN inference




Figure: CNN inference. Each layer of a network has its own hardware

Images (according to the pre-process pipeline of a network) flow in, each layer manipulates and passes its computation to the hardware after it and end-results are returned by the last block.

Observation on flow-based computers

1. Hardwares for a problem are generated by a "Compiler" from a high-level specification that describes connection of coarse functions.
2. Any coarse hardware can be programmatically plucked and placed in a different setting thanks to the compilers ability to reason with hardware connections.
3. Flow based computer exhibit a more functional approach towards computation.
4. On a coarser scale, purity of computation is maintained as hardware blocks do not depend on a global state to execute.



An Exemplary DSL for Reconfigurable Compute Architectures

Following is an example of a DSL that allows specification of coarse hardware. It provides an interface to define connections b/w hardware, control reconfiguration (through existing programming constructs (slide 3) and integrate it with existing codebases.)

An exemplary DSL for reconfigurable compute architectures

```
Base *input = new PeripheralGen(nullptr, "MIPI",
                               "primary_input");
Base *b = new MLEngineCore(input, "gc1");
*b = input;
Base *b1 = new PeripheralGen(b, "AHB", "ml_to_sha");
*b1 = b;
Base *b_array[100];
for (int i = 0; i < 100; ++i) {
    b_array[i] = new Sha256(b);
    *(b_array[i]) = b1;
}
Model m1 = new Model(input, b_array);
```

Describes an MI accelerator connected to a peripheral generator which is connected to 100 Sha256 hardware blocks, all through C++.

An exemplary DSL for reconfigurable compute architectures (2)

```
Base *cam_in = new CameraCore("MIPI0", "cam1");
Base *proc_one = new JPEGEncoderTillDct(input,
                                         "jpeg_encoder");
*proc_one = cam_in;
Base *proc_two = new MLEngineCore(input, "ml_core");
*proc_two = proc_one;
Base *display_out = new PeripheralGen(proc_one,
                                         1
                                         "LVDS", "out1");
*display_out = proc_two;
Model m2 = new Model(cam_in, display_out);
```

Describes an application that takes raw inputs from camera, passes it through a JPEGEncoder that stops after the DCT step, executes ML inference on the outputs of the encoder, returns the results on the LVDS.

Next slides shows the diagram for this model:

An exemplary DSL for reconfigurable compute architectures (2)

Continue




Figure: Data flow for JPEG (Partial) + CNN inference

An exemplary DSL for reconfigurable compute architectures (3)

```
m1->compute(input);
if (some_user_defined_condition(m1->output())) {
    m2->compute(m1->output());
} else {
    return m1->out();
}
```

`model->compute` is the function that triggers generation, flashing and computation on a hardware described by a Model.

Demonstrates conditional reconfiguration where based on `m1->compute`'s result. If the result meets a user specified condition, `m2`'s hardware is generated, flashed and computation begins for it.

Chapter 3 Need for modern EDA Compilers

Problem 2: Writing Hardware Is Hard

1. Writing HDLs is a tedious task often requiring domain expertise.
2. EDA tools are proprietary and hard-to-work-with.
3. The general problem of compilation of hardwares is NP-Complete but there are special cases that can be exploited.

The FPGA




Figure: Sample FPGA Fabric[2]

The FPGA

CLB Cell

1. Every mux in a CLB is programmable.
2. Look Up table is configured with LUT Mask from part of a complex expression .
3. Which internally has muxes (for 4 input lut - 16:1 Mux can be used).




Figure: XC2000 CLB

The FPGA

Switch Matrix, CLB Interconnect




Figure: FPGA Interconnect

FPGA CAD Toolflow




Figure: FPGA CAD Tool Flow

FPGA CAD Toolflow: Synthesis/Mapping Via Example

boolean expression: $O = a \oplus b$

```
module XOR(output O, input a, b);
  assign O = a ^ b;
endmodule
```

Figure: Sample XOR verilog code




Figure: XOR Gate Representation

FPGA CAD Toolflow: The Frontend

Logical Synthesis, Technology Mapping

1. Logical synthesis is the process that parses HDL, performs technology-agnostic optimisations, and outputs a circuit (netlist) of generic primitives.
2. Technology Mapping maps generic primitives generated by synthesis to FPGA-specific primitives.

```
(* top = 1 *)
(* src = "xor.v:1.1-3.10" *)
module XOR(O, a, b);
    (* src = "xor.v:1.19-1.20" *)
    output O;
    wire O;
    (* src = "xor.v:1.27-1.28" *)
    input a;
    wire a;
    (* src = "xor.v:1.29-1.30" *)
    input b;
    wire b;
    assign O = 4'h6 >> { b, a };
endmodule
```

```
module XOR(O, a, b);
    (* src = "xor.v:1.19-1.20" *)
    output O;
    wire O;
    (* src = "xor.v:1.27-1.28" *)
    input a;
    wire a;
    (* src = "xor.v:1.29-1.30" *)
    input b;
    wire b;
    (* module_not_derived = 32'd1 *)
    (* src = "yosys/share/efinix/cells_map.v:84.33-84.102" *)
    EFX_LUT4 #(
        .LUTMASK(4'h6)
    ) _0 (
        .I0(a),
        .I1(b),
        .I2(1'h0),
        .I3(1'h0),
        .O(0)
    );
endmodule
```

Figure: verilog synth stage

Figure: verilog technology mapping

FPGA CAD Toolflow: The Frontend

Logical Synthesis, Technology Mapping

1. Value LUTMASK = 4'h6(0110) is achieved from lookup table
2. Technology mapping maps generic primitives generated by synthesis to vendor-specific primitives.

a	b	O
0	0	0
0	1	1
1	0	1
1	1	0

Figure: Lookup table




Figure: Possible 2 input LUT implementation

FPGA CAD Toolflow: The Backend

Placement

Simulated Annealing (industry standard algorithm) is used for placement following a Minimum-cost model.





Figure: LUTs in FPGA Fabric[2]

FPGA CAD Toolflow: The Backend

Placement



Credit: *vaughn*

Figure: Random placement in FPGA fabric





Figure: Final placement of blocks

FPGA CAD Toolflow: The Backend

Routing

Routing: Interconnect the configurable logic blocks with minimum timing cost. The Pathfinder algorithm is used traditionally for routing.



Routing succeeded with a channel width factor of 7.

Credit: *vaughn*

Figure: Overview of Routing and Luts Connection

FPGA CAD Toolflow: Backend via Example

Placement, Routing

Sample routing result would be




Figure: LUTs Connected with wire[2]

Opensource EDA Compilers

1. Groups such as f4pga, YosysHQ and openfpga are trying to create opensource alternatives for proprietary CAD tools by reverse engineering FPGAs but are limited by the resources.
2. Creating Open Software Infrastructure for Hardware (flexibility), which is community-driven.
3. Most of the opensource EDA compilers such as yosys, CIRCT, verilator, openvaf can't create real hardware. They are limited to logical synthesis and simulation.
4. vpr[1],nextpnr[4] compilers used for placement and routing.

Compilers in EDA

yosys¹

1. Compiler that generates verilog to netlist format (support Technology Mapping)
2. IR: RTLIL
3. Support simulation: CXXRTL (cycle-driven simulator) (supports only 2 states)
4. Largely community-driven

verilator²

1. Compiler that generates Cpp code from Verilog files.
2. Used extensively for cycle based simulation (supports only 2 states).
3. Competes with proprietary simulators, community-driven.

¹<https://github.com/YosysHQ/yosys>

²<https://github.com/verilator/verilator>

Compilers in EDA

CIRCT³

1. Modular usage of libraries, designs similar to LLVM/MLIR in Hardware .
2. {HLS, sv} to {sv, vcd etc}.
3. Hardware MLIR dialects.
4. Arcilator used for simulation.
5. Cycle based simulation (supports only 2 states).
6. Supports only simulation.

openvaf⁴

1. Verilog-A frontend.
2. Uses LLVM and generates a binary file for simulation.

³<https://circt.llvm.org/>

⁴<https://openvaf.semimod.de/>

Compilers in EDA

nextpnr⁵

1. Vendor neutral place and Route tool.
2. Community-driven , used to test new CAD algorithms and used as backend opensource solution for proprietary FPGAs.
3. Such as ProjectXray,ProjectTrellis etc.


vpr ⁶

1. Place and route Tool
2. Extensively used in research exploration of new FPGA architectures and CAD algorithms

⁵<https://github.com/YosysHQ/nextpnr>

⁶<https://docs.verilogtorouting.org/en/latest/vpr/>

nextpnr ecosystem



Credit: Myrtle Shah Orconf 2019

Figure: nextpnr ecosystem

Optimization opportunities for EDA Compilers

1. Our DSL compiler connects hardware together. The mapping phase of hardware generation can be completely bypassed if The compiler can be designed to operate on netlists directly instead of verilog.
2. The mapping process involves, among many steps, a phase where it looks for a minimal boolean expression. In iterative write-compile-debug loops entire hardware may not change frequently so their resulting minimal boolean expressions history can be saved and revisited for next iterations.
3. Routing can be designed to make use of GPUs.



Chapter 4 Work Done Towards Implementation

Realizing this goal

1. Realizing this goal requires design and implementation from first principles.
2. To achieve this, we designed our own hardware: Vaaman.
3. Vaaman is a reconfigurable heterogenous computer.
4. To understand the nature of applications (in the sense of what bottlenecks exist and whether or not a certain application would benefit from reconfigurable-heterogenous architecture), projects have been implemented.
5. These include: Gati (an ML accelerator) and Periplex (a peripheral generator).
6. Discussion on this work follows:

The Hardware (Vaaman)




Figure: Vaaman: A heterogenous SBC
<https://shorturl.at/5y9QA>

ML Accelerator (Gati)

Gati is a set of hardware and software programs that perform CNN acceleration with FPGA as a co-processor on Vaaman.

1. At the core of Gati is a systolic array pipeline based MAC engine.
2. **Gati has an ISA.** The Gati-ISA is a macro-ISA (i.e. implements complex operations directly. like Convolution) instead of breaking them down into primitives
3. The instructions have almost a one-to-one match with 'layers'. from a neural network
4. Assisting this hardware is a Compiler/Runtime.

ML Accelerator (Gati)

1. The compiler does two primary things:
 - 1.1 Parsing of input data and NN models (protobufs (ONNX) etc.), transpositions of kernels to allow contiguous memory access on the FPGA, and generation. of a byte stream that can be fed to the FPGA
 - 1.2 Generating custom hardware for every nn model.
2. The runtime partitions a network into execute-on-host and execute-on-device, re-orders inputs, and offloads computation to the FPGA.

Gati has an ISA? But you said ISAs are bad?

Gati is a testbed for modelling complex problems found in real world. At the moment it does and does not do many things that we eventually want from it. For example:

1. Gati has a hardware generator. If this generator is generalized enough, we end up solving a part of problem 1.
2. It still uses an ISA. But its possible to partition an ML model so that it can entirely fit into the FPGA hardwired to do only a part of the model followed by reconfiguration to execute later parts.



Periplex - On-the-Fly Peripheral Generation

Problem

1. Hardware peripherals are limited by fabrication at the ASIC level or in MCUs and MPUs.
2. The world is moving towards more complex combinations of physical peripherals, instead of just (2 UARTs, 4 SPI, etc.).
3. Due to ASIC manufacturing costs and time, the hardware peripherals' average innovation/scale period from concept to fabricated chip and to consumers is around 2-3 years.
4. Emerging embedded industries like drones, autonomous vehicles, industrial gateways, robotics require more hardware peripheral accessibility and innovation due to real-time operations.

Periplex - On-the-Fly Peripheral Generation

Solution

1. Periplex allows software-defined generation of peripherals on reconfigurable hardware (FPGAs) which allows rapid prototyping and development hardware supporting newer peripherals in days not years.
2. Periplex operates on a JSON-driven configuration that specifies what peripherals are needed and how they should be connected, generates FPGA bitstream and uploads it the FPGA.
3. Periplex accommodates drivers for these peripherals directly into the linux kernel so that it can be accessed through linux APIs easily.



Periplex - On-the-Fly Peripheral Generation

Solution

1. Peripherals supported by periplex include (more will be added): UART, I2C, CAN, WS28128B (LED), GPIO, PWN, SPI, 1-Wire.
2. Periplex brings 'software updates' to peripherals. Addition of new peripherals can be realized into hardware within minutes. (I3C, I2S, PCM etc).
3. With Periplex, there's no need to buy new special-purpose chips/modules.



Conclusion

1. Reconfigurable architectures can provide a way to solve many problems that existing compute struggle with and help alleviate the von-neumann bottleneck.
2. Heterogenous approach of assisting instead of replacing integration of new hardwares in systems can allow existing infrastructure to be used.
3. Two of the biggest problems with achieving this are a) programming model that exploits reconfigurability b) fast and flexible hardware compilers (EDA tools).
4. Solutions to problem a) manifest themselves in the form of novel DSLs and compiler/runtime toolchains compatible with current toolchain/workflows used by CPUs.
5. Solutions to problem b) involve finding optimization oppurtunities to speed up EDA tools, making use of modern parallel hardwares such as GPU, and other accelerators.



References I

- [1] V. Betz and J. Rose. *VPR: A new packing, placement and routing tool for FPGA research.* Heidelberg, 213–222: Proc of 7th International Workshop on Field-Programmable Logic and Applications, 1997.
- [2] Stephen D. Brown et al. *Field-programmable gate arrays.* USA: Kluwer Academic Publishers, 1992. ISBN: 0792392485.
- [3] Claudio N. Coelho et al. “Automatic heterogeneous quantization of deep neural networks for low-latency inference on the edge for particle detectors”. In: *Nature Machine Intelligence* 3.8 (June 2021), 675–686. ISSN: 2522-5839. DOI: 10.1038/s42256-021-00356-5. URL: <http://dx.doi.org/10.1038/s42256-021-00356-5>.

References II

- [4] C. Wolf S. Bazanski D. Gisselquist D. Shah E. Hung and M. Milanovic. "Yosys + nexpnr: an Open Source Framework from Verilog to Bitstream for Commercial FPGAs". In: *IEEE Field Programmable Custom Computing machines (FCCM)* (2019).
- [5] John L. Hennessy and David A. Patterson. "A new golden age for computer architecture". In: *Commun. ACM* 62.2 (2019), 48–60. ISSN: 0001-0782. DOI: 10.1145/3282307. URL: <https://doi.org/10.1145/3282307>.