





1 2 3 4 5 6 7 8

INPUT POWER**LDO 5V TO 3.3V****POWER LED****LDO 5V TO 1.1V**

VICHARAK

Sheet: /Power/

File: Power.kicad_sch

Title: Shrike-lite








Size: A3 Date: 2025-11-15

KiCad E.D.A. 9.0.2

Rev: 0.4

Id: 4/4


1 2 3 4 5 6 7 8




Status LED(FPGA)





FPGA SLG47910



PMOD



GPIO PINS



Configuration of Enable and Power Reset of FPGA

GPIO12 of RP2040 is connected to PWR

PWR (nRST)	EN (nSLEEP)	Description
0	X	Device Reset/Off State: • Configuration of FPGA Core is not retained, and Array Power is gated • PLL, OSC, and OTP memory are disabled • BRAM data is not retained unless BRAM Keep Register value at Reset = 1 (see Reg [193] in Appendix: Register Definitions) • GPIOs are not retained unless REG_GPIO_KEEP = 1.
1	0	Lower PowerRetention State: • Configuration of FPGA Core is retained, and Array Power is gated • PLL, OSC, and OTP memory are disabled • BRAM data is retained if BRAM (0..3) Register Enable = 0 (see Reg[320] in Appendix: Register Definitions) and if BRAM (4..7) Register Enable = 0 (see Reg[321] in Appendix: Register Definitions) • GPIOs are not in Hi-Z state and data is retained.
1	1	Configuration Mode: • Power is supplied from external source • From external SPI • From MCU Interface • FPGA Core, GPIO, BRAM, PLL, and OSC are controlled by IOBs.

GPIO13 of RP2040 is connected to EN



VICHARAK

Sheet: /FPGA/
File: FPGA.kicad_sch

Title:

Size: A3 Date:
KiCad E.D.A. 9.0.2 Rev: 0.4
Id: 4/4