32X TECHNICAL BULLETIN #27

To: Sega and Third Party Developers


From: Developer Technical Support

Date: December 8, 1994

Re: SH2 Interrupt Problems on the 32X

When two or more types of interrupts are used by the SH2, an interrupt of the same level may be acknowledged twice consecutively in relation to the occurrence of a single interrupt. The following explains this phenomena:

Example



Explanation

When the CMD INT occurs, the SH2 acknowledges the interrupt (recognized as level 8) and starts to process it. However, if a V-INT occurs before the SR is masked, the SH2 processes the V-INT instead since it has higher priority than the currently masked level (in this case, 8). Moreover, the FRT is set and the V-INT is cleared during this process, changing the external interrupt level as a result.

After the V-INT is processed, processing on the previously acknowledged CMD INT begins again. However, if the FRT output value changes before the SR is masked, the

SH2 will judge that a higher priority level interrupt has occurred than the currently masked level (in this case level 8). As a result, the SH2 begins to process a CMD INT (acknowledged as level 9) instead. After this CMD INT is processed, the SH2 will process the CMD INT acknowledged as a level 8 interrupt once again. This means that processing on the CMD INT will occur twice, even though it actually occurred once. Refer to the interrupt handler code example below that corrects this problem (This code can also be found in the **32X Hardware Manual Supplement 2**).

(Note: this problem only occurs on the 32X. It does not occur on the Saturn.)

```
Interrupt Handler Example Code (1994.9.20)
                . equ
. equ
. equ
                                                 ; boot ROM, register
CS0
                              h' 00000000
                                                ; cartridge ROM
                             h' 02000000
CS1
                                                 ; Frame Buffer
                              h' 04000000
CS2
CS3
                             h' 06000000
                                                 : SDRAM
                  . eau
                 . equ
TH
                              h' 20000000
                                                 ; cache thru
                                                ; boot ROM, register (cache thru)
CS0TH
                              h' 20000000
                 . equ
                                                 ; cartridge ROM (cachè thru)
                             h' 22000000
CS1TH
                 . equ
CS2TH
                              h' 24000000
                                                 ; Frame Buffer (cache thru)
                 . equ
CS3TH
                             h' 26000000
                                                 ; SDRAM (cache thru)
                  . equ
                  . equ
SERIALMODE
                              h'fffffe00
                                                 ; Serial Mode Register
                              h'fffffe10
 FRT
                  . equ
                                                 ; Free Run Timer
TI ER
                              h' 00
                                                   Timer Interrupt Enable Register
                  . equ
                                                 ; Timer Control & Status Register
 TCSR
                 . equ
                              h' 01
                                                ; Free Running Counter High
 FRC H
                 . equ
                              h' 02
                                                ; Free Running Counter Low
                              h' 03
                 . equ
 FRC L
                                                ; Out put Compare Register High
; Out put Compare Register Low
; Timer Control Register
                              h' 04
                 . equ
 OCR H
                 . equ
                              h' 05
 OCR L
                              h' 06
 TCR
                 . equ
_TCCR
                  . equ
                              h' 07
                                                 ; Timer Output Compare Control Register
CCRREG
                  . equ
                              h'fffffe92
                                                 ; cache control register
                                                 ; DI VU
                  . equ
                              h'ffffff00
                                                ; DI VU
 HRL32
                  . equ
                              h'ffffff04
                                                 ; DI VU
                  . equ
 HRH
                              h'ffffff10
                                                 ; DI VU
                  . equ
                              h'ffffff14
 DMASOURCE0
                  . equ
                              h'ffffff80
                                                 ; DMA Source Address 0
                                                ; DMA Destination Address 0
; DMA Transfer Count 0
; DMA Channel Control 0
 DMADEST0
                  . equ
                              h'ffffff84
                              h'ffffff88
 DMACOUNT0
                  . equ
 DMACHANNEL0
                              h'ffffff8c
                  . equ
                                                ; DMA Source Address 1
; DMA Destination Address 1
; DMA Transfer Count 1
; DMA Channel Control 1
; DMA Vector No. NO
; DMA Vector No. E0
                  . equ
 DMASOURCE1
                              h'ffffff90
 DMADEST1
                  . equ
                              h'ffffff94
                  . equ
                              h'ffffff98
 DMACOUNT1
 DMACHANNEL 1
                  . equ
                              h'ffffff9c
                              h'ffffffa0
 DMAVECTORNO
                  . equ
                             h'ffffffa4
 DMAVECTORE0
                  . equ
                                                ; DMA Vector No. N1
; DMA Vector No. E1
; DMA Operation
; DMA Request/Ack Select Control 0
; DMA Request/Ack Select Control 1
                             h'ffffffa8
 DMAVECTORN1
                  . equ
                             h'ffffffac
 DMAVECTORE1
                  . eau
 DMAOPERATION . equ
                             h'ffffffb0
                            h' ffffffb4
 DMAREQACK0
                  . equ
                             h'ffffffb8
 DMAREQACK1
                  . equ
 SYSREG.
                  . equ
                              h' 00004000+TH ; SYSREG.
 sysreg
                                                ; Adapter Control Register
                              h' 00
adapt er
                  . equ
                                                ; Interrupt Mask
                 . equ
                              h' 01
intmask
                                               ; transfer stand-by monde
; H Interrupt Counter Reister
; Frame Buffer FIFO Condition
; DREQ Control
                 . equ
                             h' 02
st andbv
                         h' 05
h' 06
h' 07
h' 08
                             h' 05
hcount
                 . equ
vdpfifo . equ
dr eqct l . equ
dr eqsour ce . equ
                                               ; DREQ Source Address
```

```
h' 0c
dr egdest
                 . equ
                                              DREQ Destination Address
dr egl en
                 . equ
                           h' 10
                                               DREQ Lengt h
                           h' 12
fifo
                 . equ
                                              FI FO
vresint clr
                 . equ
                           h' 14
                                              VRES Interrupt Clear
vintclr
                           h' 16
                                               V Interrupt Clear
                 . eau
                           h' 18
                                               H Interrupt Clear
hi nt cl r
                 . eau
                           h' 1a
cmdint clr
                 . eau
                                               CMD Interrupt Clear
                           h' 1c
pwmint clr
                 . equ
                                               PWM Interrupt Clear
                           h' 20
comm0
                 . equ
                                               Communication Port
                           h' 22
comm2
                 . equ
                           h' 24
comm4
                 . equ
com6
                 . equ
                           h' 26
com/8
                 . equ
                           h' 28
comp9
                 . equ
                           h' 29
                           h' 2a
comm10
                 . equ
                           h' 2c
comm12
                 . equ
                           h' 2e
                                               PWM Timer Control
comm14
                 . equ
                           h' 30
                                               PWM Control
timerctl
                 . eau
pwmctl
                           h' 31
                                               PWM.
                 . eau
                           h' 32
cvcl e
                 . eau
                           h' 34
I chwi dt h
                 . equ
                           h' 36
r chwi dt h
                 . equ
monowi dt h
                 . equ
                           h' 38
; VDPREG.
                           h' 00004100+TH
                                              VDPREG.
 vdpr eq
                 . equ
                                               TV Mode Register
tvmode
                 . equ
                           h' 00
bit mapmd
                 . equ
                           h' 01
                                               Bitmap Mode Register
                                               Shift Control Register
                           h' 03
shi f t
                 . eau
                           h' 05
filllenath
                 . eau
                                               Auto Fill Length Register
                           h' 06
                                               Auto Fill Start Address Register
fillstart
                 . eau
                           h' 08
                                               Auto Fill Data Register
filldata
                 . equ
vdpst s
                 . equ
                           h' 0a
                                              VDP Status Register
                           h' 0b
                                              Frame Buffer Control Register
framectl
                 . equ
_pal et t e
                 . equ
                           h' 00004200+TH
                                               Palette RAM
framebuffer
                 . equ
                           CS2TH
                                               Frame Buffer
overwrite
                           CS2TH+h' 20000
                 . equ
                                              Over Write Image
 SH2 Vector
vect or:
                 . dat a. I
                           start
                                             ; Power On Reset PC
_st ack:
                           CS3+h' 3f f 00,
                                               Power On Reset SP
                 . dat a. I
                           start,
                                               Manual Reset PC
+
                           CS3+h' 3f f 00
+
                                               Manual Reset SP
                 . dat a. I
                           error0,
                                              incorrect general command
                                              reserved for system
                           h' 00000000.
+
                           er or 0,
                                              incorrect slot command
+
                           h' 20100400.
                                              reserved for system (ICE Vector)
                                              reserved for system (ICE Vector)
                           h' 20100420.
+
                           error0.
                                              CPU Address Error
                                              DMA Address Error
+
                           error0.
+
                           error0.
                                              NM
                           error0
                                              user break
                 . dat ab. I 19, h' 00000000 ; reserved for system
```

```
; trap command
                   . dat ab. I
                              32, err or 0
                   . dat a. I
                              m_i nt,
                                                  interrupt 1
                              m_i nt,
                                                   interrupt 2,
                                                 ; interrupt 4, 5 ; interrupt 6, 7
                              m_i nt,
                              m_i nt,
                                                   interrupt 8, 9
                              m_i nt,
                              m int,
                                                   interrupt 10, 11
                              m_i nt,
                                                   interrupt 12, 13
                              m_i nt,
                                                 ; interrupt 14, 15
; Program Start
St art:
                   mov. I
                              #_sysreg, r14
                   I dc
                              r 14, gbr
                              # FRT, r 1
                   mov. I
                                                 ; Set Free Run Timer
                              #<del>h</del>' 00, r 0
                   moν
                   mov. b
                              r 0, @(_TI ER, r 1)
                   moν
                              #h' e2, r0
                   mov. b
                              r 0, @_TOCR, r 1)
                              #h' 00, r 0
                   moν
                   mov. b
                              r 0, @(_OCR_H, r 1)
                   moν
                              #h' 01, r 0
                   mov. b
                              r 0, @(_OCR_L, r 1)
                   moν
                              #0, r0
                   mov. b
                              r 0, @_TCR, r 1)
                   moν
                              #1, r0
                              r 0, @_TCSR, r 1)
                   mov. b
                   moν
                              #h' 00, r 0
                   mov. b
                              r 0, @_FRC_H, r 1)
                   mov. b
                              r 0, @_FRC_L, r 1)
wait_md:
                   mov. I
                              @(comm0, gbr), r0
                                                     ; sync timing with GENESIS
                   cmp/eq
                              #0, r0
                   bf
                              wait_md
                   moν
                              #h' 20, r 0
                   I dc
                              r0, sr
                                                 ; SH2 Interrupt Enable
; Interrupt Control
m_i nt:
                   mov. I
                              r 0, @ r 15
                   mov. I
                              r 1, @ r 15
                   mov. I
                              r 2, @ r 15
                   st c
                              sr, r1
                              #h' f 0, r 2
                   mov. w
                   I dc
                              r2, sr
                   moν. w
                              #h' f e10, r 2
                   xor
                              r0, r0
                   mov. b
                              r 0, @(_TOCR, r 2)
                              @_TOCR, r 2), r 0
                   mov. b
                   sts.l
                              pr, @r15
                   moν
                              r 1, r 0
                   shlr2
                              r 0
                              #h' 3c, r 0
                   and
                   mov. I
                              #inttable, r1
```

```
@r0, r1), r0
                  mov. I
                  jsr
                             @00
                  nop
                  l ds. l
                             @ 15+, pr
                  mov. I
                             @ 15+, r 2
                  mov. I
                             @ 15+, r 1
                  mov. I
                             @ 15+, r 0
                  rte
                  nop
                  . al i gn
int table:
                  . dat a. I
                            nor et,
                                               ; Illegal Interrupt
+nor et, nor et, nor et, nor et,
                                                 Level 1~5
+pwmint, pwmint, cmdint, cmdint
                                                 Level 6~9
+hi nt, hi nt, vi nt, vi nt, vr esi nt, vr esi nt
                                               ; Level 10~15
; Make the even and odd labels for the external interrupt vectors
; the same address
; I gnor e
nor et:
                  rts
                  nop
; VRES Interrupt
vresint:
                  mov. I
                             #sysreg, r0
                  I dc
                            r0, gbr
                  mov. w
                            r0, @vresintclr, gbr)
                                                         ; V Interrupt Clear
                             #_stack, r1
                                               ; modify stack pointer
                  mov. I
                  mov. I
                             @ 1, r 15
                             # hotstart, r0
                  mov. I
                  moν
                            r 0, @ 15
                                               ; modify PC
                            #h' f 0, r 0
                  mov. w
                  moν
                            r 0, @ 4, r 15)
                                               ; mask SR
                  rte
                  nop
; V Interrupt
vint:
                  st c. I
                            gbr, @r15
                  mov. I
                             #_sysreg, r0
                  I dc
                            r 0, gbr
                            # FRT, r1
                  mov. I
                  mov. w
                            r 0, @(vint clr, gbr)
                  moν
                            #h' 02, r 0
                  mov. b
                            r 0, @(_TOCR, r 1)
                             @_TOCR, r 1), r 0
                  mov. b
```

; Other processing (more than 8 clocks necessary for rte)

; Do the same as above for H, CMD, and PWM interrrupts.