CS M51A and EE M16 Spring 2015 Section 1 Logic Design of Digital Systems

Dr. Yutao He

Verilog Lab#2 - Design of Combinational Systems

Due: May 13rd, 2015

(1)	Name:	Lai	Victor
()		Last	First
	Student I	D: <u>404274</u>	720
	Signature	: Victor 3	(a)
(2)	Name:	Gahm	Dennis
()		Last	First
Student ID:			
Signature: Demin Lahm			
Date: <u>May 13, 2015</u>			
Result			
	Correctness		
	Crea	ativity	
	m Re	port	

Total Score