CS M51A and EE M16 Spring 2015 Section 1 Logic Design of Digital Systems

Dr. Yutao He

Verilog Lab#2 - Design of Combinational Systems

Due: May 13rd, 2015

(1)	Name:	Lai	Victor
		Last	First
	Student II): <u>40427472</u>	0
	Signature:	Victor La	
(2)	Name:	Gahm	Dennis
()		Last	First
Student ID:704016107			07
Signature:			
Date:May 13, 2015			
Result			
	Corre	ctness	
	Crea	tivity	
	Rel	oort	

Total Score