CS M51A and EE M16 Spring 2015 Section 1

Logic Design of Digital Systems

Dr. Yutao He

Verilog Lab #3 - Design of Sequential Systems

Due: June 2, 2015

Team ID: 01

(1) **Name:** Lai (Last) Victor (First)

Student ID: 404274720

Signature: Victor Lai

(2) **Name:** Gahm (Last) Dennis (First)

Student ID: 704016107

Signature:

Date: June 2, 2015

Result	
Correctness	
Creativity	
Report	
Total Score	