Questions:

a. Total area = $1463.446 \, \mu m^2$

```
************
Report : area
Design : alu
Version: L-2016.03-SP2
Date : Fri Apr 17 17:53:41 2020
Library(s) Used:
  Number of ports:
                                60
Number of nets:
                               198
Number of cells:
                               144
Number of combinational cells:
                               141
Number of sequential cells:
                                2
Number of macros/black boxes:
                                0
Number of buf/inv:
                                24
Number of references:
                               20
Combinational area:
                       1372.608000
                        132.720005
Buf/Inv area:
Noncombinational area:
                          22.118000
Macro/Black Box area:
                           0.000000
Net Interconnect area:
                          68.720055
Total cell area:
                         1394.726000
                         1463.446055
```

b. # of Different Gates Used = 21

```
AND2X1
                          saed90nm_typ
AND3X1
                          saed90nm_typ
A0221X1
                          saed90nm_typ
A0I222X1
                          saed90nm_typ
                          saed90nm_typ
INVX0
LATCHX1
                          saed90nm typ
MUX21X1
                          saed90nm_typ
                          saed90nm_typ
NAND2X0
NAND3X0
                          saed90nm_typ
NAND4X0
                          saed90nm typ
NOR2X0
                          saed90nm_typ
                          saed90nm_typ
NOR4X0
0A21X1
                          saed90nm typ
0A22X1
                          saed90nm_typ
0AI21X1
                          saed90nm_typ
                          saed90nm_typ
0AI22X1
OR2X1
                          saed90nm_typ
0R4X1
                          saed90nm_typ
X0R2X1
                          saed90nm_typ
alu_DW01_addsub_0
    FADDX1
                          saed90nm_typ
    X0R2X1
                          saed90nm_typ
    XOR3X1
                          saed90nm typ
```

NOTE: XOR2X1 was listed twice, so I counted it as one

c. NAND2X1 = $5.5296 \mu m^2$

Number of cells (gates) =
$$\frac{Total\ Area}{NAND\ Gate\ Area}$$
 = $\frac{1463.446\ \mu m^2}{5.5296\ \mu m^2}$ = 265

- d. After running the report_hierarchy command, I was able to notice that the other block added is alu_DW01_addsub_0. This appears to be another alu, and was implemented because it noticed my design had add/sub capability. Based on my generated schematic, they're configured to be in series from one another.
- e. The longest delay starts from the external input to data output. It's delay value is 2.58

```
Design : alu
Version: L-2016.03-SP2
Date : Fri Apr 17 18:11:40 2020
***********
Operating Conditions: TYPICAL Library: saed90nm typ
Wire Load Model Mode: enclosed
       Startpoint: opcode[1] (input port)
       Endpoint: alu_zero (output port)
      Path Group: (none)
      Path Type: max
      Des/Clust/Port Wire Load Model Library
       -----
                          8000 saed90nm_typ
0W01_addsub_0 8000 saed90nm_typ
      alu_DW01_addsub_0 8000
                                                                                                                                                              Incr
  input external delay 0.00 0.00 ropcode[1] (in) 0.00 0.00 ru239/QN (INVX0) 0.03 0.03 fu238/QN (NAND2X0) 0.12 0.14 ru211/QN (NAND2X0) 0.56 0.71 fr32/ADD_SUB (alu_DW01_addsub_0) 0.00 0.71 fr32/U1_0/CO (FADDX1) 0.15 1.00 r32/U1_1/CO (FADDX1) 0.15 1.00 r32/U1_2/CO (FADDX1) 0.14 1.23 rr32/U1_3/CO (FADDX1) 0.13 1.36 rr32/U1_3/CO (FADDX1) 0.13 1.36 rr32/U1_3/CO (FADDX1) 0.13 1.49 rr32/U1_5/CO (FADDX1) 0.13 1.62 rr32/U1_5/CO (FADDX1) 0.13 1.62 rr32/U1_5/CO (FADDX1) 0.13 1.62 rr32/U1_5/CO (FADDX1) 0.13 1.75 rr32/U1_5/CO (FADDX1) 0.13 1.89 rr32/U1_5/CO (FADDX1) 0.13 1.89 rr32/U1_7/S (FADDX1) 0.13 1.89 rr32/U1_7/S (FADDX1) 0.20 2.08 fr32/SUM[7] (alu_DW01_addsub_0) 0.00 2.58 ru208/QN (NOR2X0) 0.04 2.58 ru30.25 ru3
           data arrival time
                                                                                                                                                                                                            2.58
    (Path is unconstrained)
```

Server Issues: My issues included .modelsimlock. I couldn't do anything and had to wait a whole night for it to work.

Assignment Issues: The hardest part of this assignment was detecting X values and flagging when I had to. For a solution, I always checked for a change in the output and ran if statements to check what flags should be triggered.