Skip to content
View victorlga's full-sized avatar

Highlights

  • Pro

Block or report victorlga

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
victorlga/README.md

🎯 Hi πŸ‘‹, I'm Victor Assis

πŸ’» Computer Engineering Undergraduate at Insper - Instituto de Ensino e Pesquisa
πŸ” Interested in Distributed Systems and Programming Languages


πŸš€ Current Role

πŸ“… Feb 2025 - Present
πŸ”Ή Software Engineering Intern at BCG X


πŸ† Previous Experience

Role Organization Duration Focus Area
πŸŽ“ Capstone Project CTI Renato Archer Jul 2024 - Dec 2024 RISC-V IP for πŸ‡§πŸ‡· aerospace applications
πŸ”¬ Summer Research Intern UIUC Jun 2024 - Jul 2024 Tumor phylogeny algorithms in C++
πŸ“Š Data Intern ADDI Sep 2022 - May 2023 Product & revenue analytics (BR & CO)
πŸš€ Founder Cowala Software Jul 2021 - Jun 2022 Sales, hiring, and software development

πŸ›  Technical Skills

πŸ’‘ Languages: Python 🐍 | C/C++ ⚑ | Learning OCaml 🐫

πŸ“Š Data Engineering: ETL, SQL, Cloud Platforms

πŸ” Algorithms & Data Structures: LeetCode grinding πŸ“ˆ


πŸ“– Current Studies

πŸ“˜ Data Engineering: Reading Fundamentals of Data Engineering
πŸ§‘β€πŸ’» Functional Programming: Exploring OCaml & FP principles
πŸ”’ LeetCode: Practicing problem-solving & algorithmic thinking

Pinned Loading

  1. cloud-course-project cloud-course-project Public

    This project automates the provisioning of a public cloud infrastructure on AWS using Terraform. Supported by a infrastructure that includes an Application Load Balancer, Auto Scaling EC2 instances…

    HCL 3

  2. mips-pipeline-32bits mips-pipeline-32bits Public

    5-stage pipeline MIPS CPU. The CPU supports 18 MIPS instructions, including 32 general purpose registers, 32-bit ALU, 32-bit PC, 32-bit data memory, and 32-bit instruction memory.

    VHDL

  3. zombie-startup-interpreter zombie-startup-interpreter Public

    The Zombie Startup Interpreter is a satirical programming language simulating startup life cycles, featuring variable declarations, loops, and conditionals with startup-themed syntax.

    Python

  4. vehicle-routing-problem vehicle-routing-problem Public

    Capacitated Vehicle Routing Problem (CVRP) solver using heuristic and parallel algorithms with OpenMP and MPI for optimized route planning and performance.

    C++

  5. lua-compiler lua-compiler Public

    A lightweight compiler for a subset of the Lua language. This project includes components for preprocessing, tokenizing, parsing, node generation, and ASM code generation.

    Python

  6. functional-etl functional-etl Public

    A functional ETL pipeline in OCaml that processes order data from CSV files hosted online using map, reduce, and filter, producing aggregated results and storing into a database.

    OCaml