

Vidushi Bhadana

2200 Monroe Street, Santa Clara, CA-95050 | Phone: 650-772-9793
vbhadana@scu.edu | www.linkedin.com/in/vidushibhadana | <https://vidu1988.github.io/>

SUMMARY

Computer Engineering Graduate student seeking full time/summer internship position.

WORK EXPERIENCE

ARSD College, University Of Delhi, New Delhi, India

Jan 13 - Jan 15

Assistant Professor (Ad hoc)

- Taught Computer Networks and Operating Systems.
- Set examinations and evaluated them.

CMC, Noida, India

Feb 12 - June 12

Project Intern

- Worked on a employee time management software.
- Implementation in Java with Oracle 10g as backend.

EDUCATION

Masters in Computer Engineering

Jan 15 - Sep 16(expected)

Santa Clara University, California, USA

GPA: 3.74/ 4.0

Masters in Computer Applications

Aug 09 - July 12

DKES-School Of Computer Science, GGSIP University, New Delhi, India

GPA: 3.97/ 4.0

B.Sc. (H) Computer Science

July 06 - June 09

Indraprastha College For Women, University Of Delhi, New Delhi, India

GPA: 3.67/ 4.0

TECHNICAL SKILLS

Programming: C/C++, Java, Python, MySQL, Visual Basic, Verilog

Web Technologies: HTML5, CSS, JavaScript

Server Technologies and Tools: GitHub, Eclipse IDE, Visual Studio IDE, Xilinx ISE Design Suite

Platforms: Linux, Windows, Mac

PROJECTS

Caching system technique to distribute files across RAM of multiple nearby machines

- Implemented a peer to peer caching algorithm to store data on multiple systems.
- Cache eviction strategy designed to reduce disk access time with low network overhead.
- Reduced total disk access time by caching files in peers.

MIPS Single Cycle CPU

- Designed and implemented a hardware description for a single cycle CPU using Verilog.
- Support for Load/Store, Arithmetic and Logic operations and Branch on equal instructions.

Simulation of a recycling system

- Wrote a simulation of recycling system with multiple machines and monitoring stations.
- A flexible implementation in an object oriented fashion that allowed dynamically adding and removing recycling machines.
- Each recycling machine implemented with Model-View-Controller pattern.
- The machines and monitoring systems had GUI implementation in Java Swing.

Histogram Based Reversible Data Hiding Technique

- Worked on a technique that allows embedding data inside an image and later hidden data can be retrieved as required by giving exact copy of original image.
- Reversible watermarking techniques with higher embedding capacity and invisible artifacts.

OTHER ACHIEVEMENTS

- Cleared UGC NET/JRF [National Eligibility Test/ Junior Research Fellowship] Computer Science, June 2012.
- Among top 5% of candidates in GATE 2011 [Graduate Aptitude Test in Engineering].
- Event organizer of various cultural and technical events at University Of Delhi.